|
SI5013 Datasheet, PDF (9/26 Pages) List of Unclassifed Manufacturers – OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER | |||
|
◁ |
Si5013
Table 4. AC Characteristics (PLL Characteristics)
(VDD = 3.3 V ±5%, TA = â40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max Unit
Jitter Tolerance
(OC-12 Mode)*
JTOL(PP)
f = 30 Hz
f = 300 Hz
60
â
6
â
â
UIPP
â
UIPP
f = 25 kHz
4
â
â
UIPP
f = 250 kHz
0.4
â
â
UIPP
Jitter Tolerance
(OC-3 Mode)*
JTOL(PP)
f = 30 Hz
f = 300 Hz
60
â
6
â
â
UIPP
â
UIPP
f = 6.5 kHz
4
â
â
UIPP
RMS Jitter Generation*
f = 65 kHz
0.4
â
â
UIPP
JGEN(rms) with no jitter on serial data â
2.3
4.0 mUI
Peak-to-Peak Jitter Generation*
JGEN(PP) with no jitter on serial data
â
20
45
mUI
Jitter Transfer Bandwidth*
JBW
OC-12 Mode
â
â
500 kHz
Jitter Transfer Peaking*
Acquisition TimeâOC-12
(Reference clock applied)
OC-3 Mode
â
â
130 kHz
JP
â
0.03
0.1
dB
TAQ
After falling edge of
â
1.5
2
ms
PWRDN/CAL
From the return of valid
â
60
â
µs
data
Acquisition TimeâOC-12
(Reference-less operation)
TAQ
After falling edge of
â
4.0
12
ms
PWRDN/CAL
From the return of valid
â
13
â
ms
data
Reference Clock Range
See "4.4.Operation With-
out an External Refer-
ence" on page 12.
155.5
77.76
19.44
MHz
Input Reference Clock Frequency
Tolerance
CTOL
â500
â
500 ppm
Frequency Difference at which
Receive PLL goes out of Lock
(REFCLK compared to the divided
down VCO clock)
â
±650
â
ppm
*Note: As defined in Bellcore specifications: GR-253-CORE, Issue 3, September 2000. Using PRBS 223 â 1 data pattern.
Rev. 1.5
9
|
▷ |