|
SI5365 Datasheet, PDF (2/18 Pages) Silicon Laboratories – PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER | |||
|
◁ |
Si5365
Table 1. Performance Specifications
(VDD = 1.8 or 2.5 V ±10%, TA = â40 to 85 ºC)
Parameter
Symbol
Test Condition
Min
Typ
Max Unit
Temperature Range
TA
Supply Voltage
VDD
â40
25
85
ºC
2.25
2.5
2.75
V
1.62
1.8
1.98
V
Supply Current
IDD
fOUT = 622.08 MHz
â
All CKOUTs enabled
LVPECL format output
394
435
mA
Only CKOUT1 enabled
â
253
284
mA
fOUT = 19.44 MHz
â
278
321
mA
All CKOUTs enabled
CMOS format output
Only CKOUT1 enabled
â
229
261
mA
Tristate/Sleep Mode
â
TBD
TBD
mA
Input Clock Frequency
(CKIN1, CKIN2, CKIN3,
CKIN4)
Output Clock Frequency
(CKOUT1, CKOUT2,
CKOUT3, CKOUT4,
CKOUT5)
CKF
CKOF
Input frequency and clock
multiplication ratio pin-
selectable from table of val-
ues using FRQSEL and
FRQTBL settings. Consult
Silicon Laboratories configu-
ration software DSPLLsim or
Any-Rate Precision Clock
Family Reference Manual at
www.silabs.com/timing for
table selections.
19.44
19.44
â
707.35 MHz
â
1049.76 MHz
Input Clocks (CKIN1, CKIN2, CKIN3, CKIN4)
Differential Voltage Swing CKNDPP
Common Mode Voltage CKNVCM
1.8 V ±10%
2.5 V ±10%
0.25
â
0.9
â
1.0
â
1.9
VPP
1.4
V
1.7
V
Rise/Fall Time
Duty Cycle
CKNTRF
CKNDC
20â80%
Whichever is less
â
â
11
ns
40
â
60
%
50
â
â
ns
Output Clocks (CKOUT1, CKOUT2, CKOUT3, CKOUT4, CKOUT5)
Common Mode
Differential Output Swing
Single Ended Output
Swing
VOCM
VOD
VSE
LVPECL
100 ⦠load
line-to-line
VDD â 1.42
â
VDD â 1.25 V
1.1
â
1.9
V
0.5
â
0.93
V
Rise/Fall Time
CKOTRF
20â80%
â
230
350
ps
Note: For a more comprehensive listing of device specifications, please consult the Silicon Laboratories Any-Rate Precision
Clock Family Reference Manual. This document can be downloaded from www.silabs.com/timing.
2
Preliminary Rev. 0.34
|
▷ |