PEB20534 Datasheet, PDF (17/442 Pages) Siemens Semiconductor Group – DMA Supported Serial Communication Controller with 4 Channels DSCC4

PEB 20534
Table 116
Table 117
Table 118
Table 119
Table 120
Table 121
Table 122
Table 123
Table 124
Table 125
Table 126
Table 127
Table 128
Table 129
Table 130
Table 131
Table 132
Table 133
Table 134
Table 135
Number of Wait States Inserted by the DSCC4 as Initiator . . . . . . . . .418
Number of Wait States Inserted by the DSCC4 as Slave . . . . . . . . . .418
PCI Clock Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .419
PCI Interface Signal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . .420
Additional De-multiplexed Interface Signal Characteristics . . . . . . . . .422
LBI Timing (synchronous, multiplexed bus) . . . . . . . . . . . . . . . . . . . . .424
LBI Timing (synchronous, de-multiplexed bus) . . . . . . . . . . . . . . . . . .426
LBI LRDY Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .427
LBI Arbitration Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .428
Clock Input Timing (non high speed modes) . . . . . . . . . . . . . . . . . . . .429
Clock Input Timing (high speed mode) . . . . . . . . . . . . . . . . . . . . . . . .430
Receive Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .432
Transmit Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .434
Strobe Timing (clock mode 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .435
Frame Synchronisation Timing (clock mode 5) . . . . . . . . . . . . . . . . . .436
High Speed Receive Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .437
High Speed Transmit Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .438
Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .439
JTAG-Boundary Scan Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .440
SSC Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .441
Semiconductor Group
17
Data Sheet 09.98