English
Language : 

7751 Datasheet, PDF (297/540 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER
RESET
13.1 Hardware reset
Address
Register name
Access characteristics
b7
b0
6016
Watchdog timer register
(Note 1)
6116 Watchdog timer frequency select register
RW
6216
6316
6416
6516
6616
6716
6816
6916
6A16
6B16
6C16
6D16
6E16
6F16
7016 A-D conversion interrupt control register
RW
7116 UART0 transmit interrupt control register
RW
7216 UART0 receive interrupt control register
RW
7316 UART1 transmit interrupt control register
RW
7416 UART1 receive interrupt control register
RW
7516
Timer A0 interrupt control register
RW
7616
Timer A1 interrupt control register
RW
7716
Timer A2 interrupt control register
RW
7816
Timer A3 interrupt control register
RW
7916
Timer A4 interrupt control register
RW
7A16
Timer B0 interrupt control register
RW
7B16
Timer B1 interrupt control register
RW
7C16
Timer B2 interrupt control register
RW
7D16
INT0 interrupt control register
RW
7E16
INT1 interrupt control register
RW
7F16
INT2 interrupt control register
RW
State immediately after a reset
b7
b0
?(Note 2)
?
0
?
(Note 3)
RW
?
?
?
?
?
?
?
?
?
?
?
?
?
?
?000
?
0 000
?
0 000
?
0 000
?
0 000
?
0 000
?
0 000
?
0 000
?
0 000
?
0 000
?
0 000
?
0 000
?
0 000
? 0 00 000
? 0 00 000
? 0 00 000
Notes 1: By writing dummy data to address 60 16, a value “FFF16” is set to the watchdog timer.
The dummy data is not retained anywhere.
2: The value “FFF16” is set to the watchdog timer. (Refer to “ Chapter 9. WATCHDOG TIMER.”)
qInternal RAM area; addresses 8016 to 87F16 in M37751M6C-XXXFP)
•At hardware reset
(Except the case that Stop or Wait mode is terminated)............................................... Undefined.
•At software reset.......................................................... Retaining the state immediately before a reset
•At terminating Stop or Wait mode
(Hardware reset is used to terminate it)............... Retaining the state immediately before the STP or
WIT instruction is executed
Fig. 13.1.6 State of SFR and internal RAM areas immediately after reset (4)
13–8
7751 Group User’s Manual