M16C30L Datasheet, PDF (161/166 Pages) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Timing
Mitsubishi microcomputers
M16C / 30L Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Memory Expansion Mode and Microprocessor Mode
(When accessing external memory area with wait, and select multiplexed bus)
Read timing
BCLK
CSi
ADi
/DBi
ADi
BHE
ALE
td(BCLK–CS)
tcyc
50ns.max
td(AD–ALE)
(tcyc/2-40)ns.min
Address
tdz(RD–AD)
8ns.max
td(BCLK–AD)
50ns.max
th(ALE–AD)
30ns.min
tac3(RD–DB)
td(AD–RD)
0ns.min
td(BCLK–ALE)
40ns.max
th(BCLK–ALE)
–4ns.min
td(BCLK–RD)
40ns.max
RD
th(RD–CS)
(tcyc/2)ns.min
th(BCLK–CS)
4ns.min
Data input
th(RD–DB)
tSU(DB–RD) ^0ns.min
50ns.min
Address
th(BCLK–AD)
4ns.min
th(RD–AD)
(tcyc/2)ns.min
th(BCLK–RD)
0ns.min
Write timing
BCLK
CSi
td(BCLK–CS)
50ns.max
ADi
/DBi
ADi
BHE
ALE
Address
td(AD–ALE)
(tcyc/2–40)ns.min
td(BCLK–AD)
50ns.max
td(BCLK–ALE)
40ns.max
th(BCLK–ALE)
–4ns.min
WR,WRL,
WRH
tcyc
td(BCLK–DB)
50ns.max
th(WR–CS)
(tcyc/2)ns.min
Data output
th(BCLK–CS)
4ns.min
th(BCLK–DB)
4ns.min
Address
td(DB–WR)
(tcyc*3/2–50)ns.min
th(WR–DB)
(tcyc/2)ns.min
th(BCLK–AD)
4ns.min
td(AD–WR)
0ns.min
td(BCLK–WR)
40ns.max
th(WR–AD)
(tcyc/2)ns.min
th(BCLK–WR)
0ns.min
Measuring conditions :
• VCC=3.3V
• Input timing voltage : Determined with VIL=0.52V, VIH=1.65V
• Output timing voltage : Determined with VOL=1.65V, VOH=1.65V
Figure 1.26.6. Timing diagram (5)
160