|
HYB18H256321BF Datasheet, PDF (32/41 Pages) Qimonda AG – 256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM | |||
|
◁ |
Internet Data Sheet
HYB18H256321BF
256-Mbit GDDR3
Notes
1. 0 °C ⤠Tc ⤠85 °C
2. Data Bus consists of DQ, DM, WDQS.
3. Definitions for IDD:
LOW is defined as VIN = 0.4 Ã VDDQ; HIGH is defined as VIN = VDDQ;
TABLE is defined as inputs are stable at a HIGH level.
SWITCHING is defined as inputs are changing between HIGH and LOW every clock cycle for address and control signals,
and inputs changing 50% of each data transfer for DQ signals.
Rev. 0.80, 2007-09
32
09132007-07EM-7OYI
|
▷ |