English
Language : 

PM4351-1 Datasheet, PDF (369/485 Pages) PMC-Sierra, Inc – COMBINED E1/T1 TRANSCEIVER/FRAMER
STANDARD PRODUCT
DATA SHEET
PMC-1970624
ISSUE 10
PM4351 COMET
COMBINED E1/T1 TRANSCEIVER
Register 0FDH: RLPS Equalization Read/WriteB Select
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
R/W
Function
RWB
Unused
Unused
Unused
Unused
Unused
Unused
Unused
Default
1
X
X
X
X
X
X
X
When the RUNI bit of the Receive Line Interface Configuration register is a
logic 1, this register is held reset.
RWB:
This bit selects the operation to be performed on the RAM: when RWB is ‘1’,
a read from the equalization RAM is requested; when RWB is set to ‘0’, a
write to the RAM is desired.
PROPRIETARY AND CONFIDENTIAL
345