TDA8922B Datasheet, PDF(15/32 Page) NXP Semiconductors

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TDA8922B Datasheet, PDF (15/32 Pages) NXP Semiconductors – 2 X 50 W class-D power amplifier

◁

Philips Semiconductors

TDA8922B

2 Ã 50 W class-D power ampliï¬er

Table 10: Mono BTL application characteristics â¦continued

VP = Â±26 V; RL = 8 â¦; fi = 1 kHz; fosc = 317 kHz; RsL < 0.1 â¦ [1]; Tamb = 25 Â°C; unless otherwise speciï¬ed.

Symbol Parameter

Conditions

Min

Typ

Max

Vn(o)

noise output voltage

operating

Rs = 0 â¦

mute

[5] -

[6] -

300

220

Vo(mute)

output signal in mute

[7] -

CMRR

common mode rejection Vi(CM) = 1 V (RMS)

ratio

200

Unit

ÂµV

[1] RsL is the series resistance of inductor of low-pass LC ï¬lter in the application.

[2] Output power is measured indirectly; based on RDSon measurement. See also Section 13.3.

[3] Total harmonic distortion is measured in a bandwidth of 22 Hz to 20 kHz, using an AES17 20 kHz brickwall ï¬lter. Maximum limit is

guaranteed but may not be 100 % tested.

[4] Vripple = Vripple(max) = 2 V (p-p); Rs = 0 â¦.

[5] B = 22 Hz to 20 kHz, using an AES17 20 kHz brickwall ï¬lter.

[6] B = 22 Hz to 20 kHz, using an AES17 20 kHz brickwall ï¬lter; independent of Rs.

[7] Vi = Vi(max) = 1 V (RMS); fi = 1 kHz.

13. Application information

13.1 BTL application

When using the power ampliï¬er in a mono BTL application the inputs of both channels

must be connected in parallel and the phase of one of the inputs must be inverted (see

Figure 6). In principle the loudspeaker can be connected between the outputs of the two

single-ended demodulation ï¬lters.

13.2 MODE pin

For pop-noise free start-up an RC time-constant must be applied on the MODE pin. The

bias-current setting of the VI-converter input is directly related to the voltage on the MODE

pin. In turn the bias-current setting of the VI converters is directly related to the DC output

offset voltage. Thus a slow dV/dt on the MODE pin results in a slow dV/dt for the DC

output offset voltage, resulting in pop-noise free start-up. A time-constant of 500 ms is

sufï¬cient to guarantee pop-noise free start-up (see also Figure 4, 5 and 7).

13.3 Output power estimation

The achievable output powers in several applications (SE and BTL) can be estimated

using the following expressions:

SE:

Po(1%) = ----R--------L------R---+----L-----0-------.--6------Ã----V-----P--2--Ã---Ã--(---1R----Lâ-----t--m---i--n----Ã------f---o--s---c--)-----2-

(1)

9397 750 13357

Preliminary data sheet

Rev. 01 â 1 October 2004

15 of 32

▷