PE3335 Datasheet, PDF (4/15 Pages) Peregrine Semiconductor Corp. – 3000 MHz UltraCMOS™ Integer-N PLL for Low Phase Noise Applications

PE3335
Product Specification
Table 1. Pin Descriptions (continued)
Pin No.
(44-lead
PLCC)
Pin No.
(48-lead
QFN)
Pin
Name
Interface
Mode
Type
28
23
F_in
ALL
Input
29
24
GND
ALL
30
25
fp
ALL
Output
31
26
VDD-fp
ALL
(Note 1)
Serial,
32
27
Dout
Parallel
Output
33
28
VDD
ALL
(Note 1)
34
29
Cext
ALL
Output
35
30
VDD
ALL
(Note 1)
Description
Prescaler complementary input. A bypass capacitor should be placed as
close as possible to this pin and be connected in series with a 50 Ω resistor
directly to the ground plane.
Ground.
Monitor pin for main divider output. Switching activity can be disabled through
enhancement register programming or by floating or grounding VDD pin 31.
VDD for fp. Can be left floating or connected to GND to disable the fp output.
Data Out. The MSEL signal and the raw prescaler output are available on
Dout through enhancement register programming.
Same as pin 1 (QFN48 pin 43).
Logical “NAND” of PD_U and PD_D terminated through an on chip, 2 kΩ
series resistor. Connecting Cext to an external capacitor will low pass filter
the input to the inverting amplifier used for driving LD.
Same as pin 1 (QFN48 pin 43).
36
32
CP
ALL
Output
Charge pump current is sourced when fc leads fp and sinked when fc lags fp.
37
33, 34
NC
ALL
No connection.
38
35
VDD-fc
ALL
(Note 1) VDD for fc can be left floating or connected to GND to disable the fc output.
Monitor pin for reference divider output. Switching activity can be disabled
39
36
fc
ALL
Output
through enhancement register programming or by floating or grounding VDD
pin 38.
40
31,37
GND
ALL
Ground.
41
38,39
GND
ALL
Ground.
42
40
fr
ALL
Input
Reference frequency input.
43
41
LD
ALL
Output
Lock detect and open drain logical inversion of Cext. When the loop is in lock,
LD is high impedance, otherwise LD is a logic low (“0”).
44
42
Enh
Serial,
Parallel
Input
Enhancement mode. When asserted low (“0”), enhancement register bits are
functional.
Note 1:
All VDD pins are connected by diodes and must be supplied with the same positive voltage level.
VDD-fp and VDD-fc are used to power the fp and fc outputs and can alternatively be left floating or connected to GND to disable the fp and fc
outputs.
Note 2: All digital input pins have 70 kΩ pull-down resistors to ground.
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 4 of 15
Document No. 70-0049-02 │ UltraCMOS™ RFIC Solutions