 English |
|
|
|
|
|
|
|
| PE3335 Datasheet, PDF (10/15 Pages) Peregrine Semiconductor Corp. – 3000 MHz UltraCMOS™ Integer-N PLL for Low Phase Noise Applications | |||
| |||
| ◁ |
Figure 4. Parallel Interface Mode Timing Diagram
D [7 : 0]
M1_WR
M2_WR
A_WR
E_WR
Hop_WR
tDSU
tDHLD
tPW
tCWR
tWRC
tPW
PE3335
Product Specification
Figure 5. Serial Interface Mode Timing Diagram
Sdata
E_WR
tEC
Sclk
S_WR
tDSU
tDHLD
tClkH
tClkL
tCE
tCWR
tPW
tWRC
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 10 of 15
Document No. 70-0049-02 â UltraCMOS⢠RFIC Solutions
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese