74HC193 Datasheet, PDF(7/30 Page) NXP Semiconductors – Presettable synchronous 4-bit binary up/down counter

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

74HC193 Datasheet, PDF (7/30 Pages) NXP Semiconductors – Presettable synchronous 4-bit binary up/down counter

◁

NXP Semiconductors

74HC193; 74HCT193

Presettable synchronous 4-bit binary up/down counter

MR(1)

CPU(2)

CPD(2)

TCU

TCD

CLEAR PRESET

14 15

COUNT UP

15 14 13

COUNT DOWN

001aag411

(1) Clear overrides load, data and count inputs.

(2) When counting up, the count down clock input (CPD) must be HIGH, when counting down the count up clock input

(CPU) must be HIGH.

Sequence

Clear (reset outputs to zero);

load (preset) to binary thirteen;

count up to fourteen, fifteen, terminal count up, zero, one and two;

count down to one, zero, terminal count down, fifteen, fourteen and thirteen.

Fig 8. Typical clear, load and count sequence

74HC_HCT193

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 4 â 24 June 2013

7 of 30

▷