74HC193 Datasheet, PDF (15/30 Pages) NXP Semiconductors – Presettable synchronous 4-bit binary up/down counter

NXP Semiconductors
74HC193; 74HCT193
Presettable synchronous 4-bit binary up/down counter
Table 8.
Symbol
t_su
t_h
f_max
C_PD
Dynamic characteristics type 74HC193 …continued
Parameter
Conditions
25 C
Min Typ
set-up time
Dn to PL; see
Figure 13; note:
CPU = CPD =
HIGH
hold time
V_CC = 2.0 V
V_CC = 4.5 V
V_CC = 6.0 V
Dn to PL; see
Figure 13
80
22
16
8
14
6
V_CC = 2.0 V
V_CC = 4.5 V
V_CC = 6.0 V
CPU to CPD,
CPD to CPU; see
Figure 15
0
14
0
5
0
4
maximum
frequency
V_CC = 2.0 V
V_CC = 4.5 V
V_CC = 6.0 V
CPU, CPD; see
Figure 9
80
22
16
8
8
6
power
dissipation
capacitance
V_CC = 2.0 V
V_CC = 4.5 V
V_CC = 6.0 V
V_I = GND to V_CC;
V_CC = 5 V;
f_i = 1 MHz
4.0
20
24
[2]
-
13.5
41
49
24
40 C to +85 C 40 C to +125 C Unit
Max
Min Max Min
Max
-
100
-
120
- ns
-
20
-
24
- ns
-
17
-
20
- ns
-
0
-
0
- ns
-
0
-
0
- ns
-
0
0
- ns
-
100
-
120
- ns
-
20
-
24
- ns
-
17
-
20
- ns
-
3.2
-
2.6
- MHz
-
16
-
13
- MHz
-
19
-
15
- MHz
-
-
-
-
- pF
[1] t_pd is the same as t_PHL and t_PLH.
[2] C_PD is used to determine the dynamic power dissipation (P_D in W):
P_D = C_PD  V_CC2  f_i  N + (C_L  V_CC2  f_o) where:
f_i = input frequency in MHz;
f_o = output frequency in MHz;
C_L = output load capacitance in pF;
V_CC = supply voltage in V;
N = number of inputs switching;
(C_L  V_CC2  f_o) = sum of outputs.
74HC_HCT193
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 24 June 2013
© NXP B.V. 2013. All rights reserved.
15 of 30