English
Language : 

COP87L88CL Datasheet, PDF (4/34 Pages) National Semiconductor (TI) – 8-Bit One-Time Programmable OTP Microcontroller
Absolute Maximum Ratings (Note)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Supply Voltage (VCC)
Voltage at Any Pin
Total Current into VCC Pin (Source)
7V
b0 3V to VCC a 0 3V
100 mA
Total Current out of GND Pin (Sink)
110 mA
Storage Temperature Range
b65 C to a140 C
Note Absolute maximum ratings indicate limits beyond which damage to the
device may occur DC and AC electrical specifications are not ensured when
operating the device at absolute maximum ratings
DC Electrical Characteristics b40 C s TA s a85 C unless otherwise specified
Parameter
Conditions
Min
Typ
Operating Voltage
27
Power Supply Ripple (Note 1)
Peak-to-Peak
Supply Current (Note 2)
CKI e 10 MHz
CKI e 4 MHz
HALT Current (Note 3)
IDLE Current CKI e 10 MHz
CKI e 1 MHz
Input Levels
RESET
Logic High
Logic Low
CKI (External and Crystal Osc Modes)
Logic High
Logic Low
All Other Inputs
Logic High
Logic Low
VCC e 5 5V tc e 1 ms
VCC e 4 0V tc e 2 5 ms
VCC e 5 5V CKI e 0 MHz
VCC e 5 5V tc e 1 ms
VCC e 4 0V tc e 10 ms
0 8 VCC
0 7 VCC
0 7 VCC
Hi-Z Input Leakage
Input Pullup Current
G and L Port Input Hysteresis
Output Current Levels
D Outputs
Source
Sink (Note 4)
All Others
Source (Weak Pull-Up Mode)
Source (Push-Pull Mode)
Sink (Push-Pull Mode)
TRI-STATE Leakage
Allowable Sink Source
Current per Pin
D Outputs (Sink)
All others
VCC e 5 5V
VCC e 5 5V
VCC e 4 5V VOH e 3 3V
VCC e 4 5V VOL e 1V
VCC e 4 5V VOH e 2 7V
VCC e 4 5V VOH e 3 3V
VCC e 4 5V VOL e 0 4V
VCC e 5 5V
b2
40
0 05 VCC
04
10
10
04
16
b2
Maximum Input Current
without Latchup (Note 5)
TA e 25 C
RAM Retention Voltage Vr
500 ns Rise
and Fall Time (Min)
2
Input Capacitance
Load Capacitance on D2
Max
55
0 1 VCC
16 5
65
12
35
07
0 2 VCC
0 2 VCC
0 2 VCC
a2
250
0 35 VCC
100
a2
15
3
g100
7
1000
Units
V
V
mA
mA
mA
mA
mA
V
mA
mA
V
mA
mA
mA
mA
mA
mA
mA
mA
V
pF
pF
Note 1 Rate of voltage change must be less then 0 5V ms
Note 2 Supply current is measured after running 2000 cycles with a square wave CKI input CKO open inputs at rails and outputs open
Note 3 The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations by bringing CKI high Test conditions All inputs tied to VCC L and G
ports in the TRI-STATE mode and tied to ground all outputs low and tied to ground The clock monitor is disabled
Note 4 The user must guarantee that D2 pin does not source more than 10 mA during RESET If D2 sources more than 10 mA during RESET the device will go
into programming mode
Note 5 Pins G5 and RESET are designed with a high voltage input network for factory testing These pins allow input voltages greater than VCC and the pins will
have sink current to VCC when biased at voltages greater than VCC (the pins do not have source current when biased at a voltage below VCC) The effective
resistance to VCC is 750X (typical) These two pins will not latch up The voltage at the pins must be limited to less than 14V
http www national com
4