LMH0031 Datasheet, PDF(30/31 Page) National Semiconductor (TI) – SMPTE 292M/259M Digital Video Deserializer Descrambler with Video and Ancillary Data FIFOs

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LMH0031 Datasheet, PDF (30/31 Pages) National Semiconductor (TI) – SMPTE 292M/259M Digital Video Deserializer Descrambler with Video and Ancillary Data FIFOs

◁

Application Information (Continued)

FIGURE 7. Using Dual VCXOs for VCLK Example

20179614

The control voltage output from RBB is externally filtered by

the loop filter consisting of a 22.1kâ¦ resistor in series with a

10nF capacitor, combined in parallel with a 100pF capacitor.

This gives a loop bandwidth of 1.5kHz. Since the control

voltage is limited to around 2.1V, it requires a level shifter to

get the entire pull range on the VCXO. Nationalâs LMC7101

is recommended with 100kâ¦ and 182kâ¦ resistors as shown

in Figure 7 to provide a gain of 1.55, sufficient to drive a 3.3V

VCXO.

Recommended VCXOs from SaRonix (141 Jefferson Drive,

Menlo Park, CA 94025, USA) include the ST1308AAB-74.25

for high definition and the ST1307BAB-27.00 for standard

definition. Dual VCXOs require some supporting logic to

select the appropriate VCXO. This requires the use of For-

mat[4] (SD/HD) and Lock Detect, which are mapped at

power-on to I/O Port Bit 3 and I/O Port Bit 4, respectively.

These two signals pass through an AND gate (Fairchild

Semiconductorâs NC7SZ08 or similar). Its output is high

when both Lock Detect and Format[4] are high, which indi-

cates a valid high-definition signal is present. The VCXOs

are buffered to control the transition times and to allow easy

selection. The output of the AND gate is used to control the

Output Enable (OE) function of the buffers. The 74.25MHz

VCXO is buffered with the NC7SZ126 with the AND gate

output connected to the OE pin of the NC7SZ126, and the

27.00MHz VCXO is buffered with the NC7SZ125 with the

AND gate output connected to the OE pin of the NC7SZ125.

This circuit uses the 27.00MHz VCXO as default and en-

ables the 74.25MHz VCXO when a valid high-definition sig-

nal is present. The outputs from the buffers are daisy-

chained together and sent to the LMH0031âs VCLK in addition

to other devices, such as the LMH0030 serializer.

www.national.com

▷