|
DS90C124_08 Datasheet, PDF (10/26 Pages) National Semiconductor (TI) – 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer | |||
|
◁ |
Note: CL includes instrumentation and fixture capacitance within 6 cm of ROUT[23:0]
FIGURE 13. Deserializer TRI-STATE Test Circuit and Timing
20171913
FIGURE 14. Deserializer PLL Lock Times and RPWDNB TRI-STATE Delay
20171914
www.national.com
10
|
▷ |