DS92LV3221 Datasheet, PDF (1/24 Pages) National Semiconductor (TI) – 20-50 MHz 32-Bit Channel Link II Serializer / Deserializer

DS92LV3221/DS92LV3222
January 19, 2010
20-50 MHz 32-Bit Channel Link II Serializer / Deserializer
General Description
The DS92LV3221 (SER) serializes a 32-bit data bus into 2
embedded clock LVDS serial channels for a data payload rate
up to 1.6 Gbps over cables such as CATx, or backplanes FR-4
traces. The companion DS92LV3222 (DES) deserializes the
2 LVDS serial data channels, de-skews channel-to-channel
delay variations and converts the LVDS data stream back into
a 32-bit LVCMOS parallel data bus.
On-chip data Randomization/Scrambling and DC balance en-
coding and selectable serializer Pre-emphasis ensure a ro-
bust, low-EMI transmission over longer, lossy cables and
backplanes. The Deserializer automatically locks to incoming
data without an external reference clock or special sync pat-
terns, providing an easy “plug-and-lock” operation.
By embedding the clock in the data payload and including
signal conditioning functions, the Channel-Link II SerDes de-
vices reduce trace count, eliminate skew issues, simplify
design effort and lower cable/connector cost for a wide variety
of video, control and imaging applications. A built-in AT-
SPEED BIST feature validates link integrity and may be used
for system diagnostics.
Features
■ ^{Wide Operating Range Embedded Clock SER/DES}
— Up to 32-bit parallel LVCMOS data
— 20 to 50 MHz parallel clock
— Up to 1.6 Gbps application data paylod
■ ^{Simplified Clocking Architecture}
— No separate serial clock line
— No reference clock required
— Receiver locks to random data
■ ^{On-chip Signal Conditioning for Robust Serial}
Connectivity
— Transmit Pre-Emphasis
— Data randomization
— DC-balance encoding
— Receive channel deskew
— Supports up to 10m CAT-5 at 1.6Gbps
■ ^{Integrated LVDS Terminations}
■ ^{Built-in AT-SPEED BIST for end-to-end system testing}
■ ^{AC-coupled interconnect for isolation and fault protection}
■ ^{> 4KV HBM ESD protection}
■ ^{Space-saving 64-pin TQFP package}
■ ^{Full industrial temperature range : -40° to +85°C}
Applications
■ ^{Industrial imaging (Machine-vision) and control}
■ ^{Security & Surveillance cameras and infrastructure}
■ ^{Medical imaging}
Block Diagram
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 2010 National Semiconductor Corporation 301057
30105727
www.national.com