COP224C Datasheet, PDF(1/24 Page) National Semiconductor (TI) – Single-Chip 1k and 2k CMOS Microcontrollers

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

COP224C Datasheet, PDF (1/24 Pages) National Semiconductor (TI) – Single-Chip 1k and 2k CMOS Microcontrollers

May 1992

COP224C COP225C COP226C COP244C COP245C

Single-Chip 1k and 2k CMOS Microcontrollers

General Description

The COP224C COP225C COP226C COP244C and

COP245C fully static Single-Chip CMOS Microcontrollers

are members of the COPSTM family fabricated using dou-

ble-poly silicon gate microCMOS technology These Con-

troller Oriented Processors are complete microcomputers

containing all system timing internal logic ROM RAM and

I O necessary to implement dedicated control functions in a

variety of applications Features include single supply oper-

ation a variety of output configuration options with an in-

struction set internal architecture and I O scheme de-

signed to facilitate keyboard input display output and BCD

data manipulation The COP224C and COP244C are 28 pin

chips The COP225C and COP245C are 24-pin versions (4

inputs removed) and COP226C is 20-pin version with 15 I O

lines Standard test procedures and reliable high-density

techniques provide the medium to large volume customers

with a customized microcontroller at a low end-product cost

These microcontrollers are appropriate choices in many de-

manding control environments especially those with human

interface

COPSTM MicrobusTM and MICROWIRETM are trademarks of National Semiconductor Corp

TRI-STATE is a registered trademark of National Semiconductor Corp

Features

Y Lowest power dissipation (600 mW typical)

Y Fully static (can turn off the clock)

Y Power saving IDLE state and HALT mode

Y 4 4 ms instruction time

Y 2k x 8 ROM 128 x 4 RAM (COP244C COP245C)

Y 1k x 8 ROM 64 x 4 RAM (COP224C COP225C

COP226C)

Y 23 I O lines (COP244C and COP224C)

Y True vectored interrupt plus restart

Y Three-level subroutine stack

Y Single supply operation (4 5V to 5 5V)

Y Programmable read write 8-bit timer event counter

Y Internal binary counter register with MICROWIRETM

serial I O capability

Y General purpose and TRI-STATE outputs

Y LSTTL CMOS output compatible

Y Software hardware compatible with COP400 family

Y Military temperature (b55 C to a125 C) operation

Block Diagram

C1995 National Semiconductor Corporation TL DD 8422

FIGURE 1

Not available on COP226C

TL DD 8422 â 1

RRD-B30M105 Printed in U S A

▷