MV20556 Datasheet, PDF (6/30 Pages) Mosel Vitelic, Corp – 8 - Bit MCU Mouse Controller

MOSEL VITELIC INC.
Preliminary
MV20556
Memory Map Details
Internal RAM
The MV20556 contains a 128-byte Internal Data RAM
(Which includes registers R7-R0 in each of four Banks),
and twenty memory-mapped Special Function
Registers.
Internal Data RAM
The Internal Data RAM provides a convenient 128-byte
scratch pad memory.
128 Addressable Bits
There are 128 addressable software flags in the
Internal Data RAM. They are located in the 16 byte
locations starting at byte address 32 and ending with
byte location 47 of the RAM address space.
Stack
The stack may be located anywhere within the Internal
Data RAM address space. The stack may be as large
as 128 bytes on the MV20556.
Register Banks
7Fh
There are four Register Banks within the Internal Data
RAM. Each Register Bank contains registers R7-R0.
RAM
BYTE (MSB)
7FH
(LSB)
127
2FH 7F 7E 7D 7C 7B 7A 79 78 47
2EH 77 76 75 74 73 72 71 70 46
2DH 6F 6E 6D 6C 6B 6A 69 68 45
2CH 67 66 65 64 63 62 61 60 44
2BH 5F 5E 5D 5C 5B 5A 59 58 43
2AH 57 56 55 54 53 52 51 50 42
29H 4F 4E 4D 4C 4B 4A 49 48 41
28H 47 46 45 44 43 42 41 40 40
27H 3F 3E 3D 3C 3B 3A 39 38 39
26H 37 36 35 34 33 32 31 30 38
25H 2F 2E 2D 2C 2B 2A 29 28 37
24H 27 26 25 24 23 22 21 20 36
23H 1F 1E 1D 1C 1B 1A 19 18 35
22H 17 16 15 14 13 12 11 10 34
21H 0F 0E 0D 0C 0B 0A 09 08 33
20H 07 06 05 04 03 02 01 00 ₃₂
1FH
31
18H
Bank 3
23
17H
24
Bank 2
10H
16
0FH
15
Bank 1
08H
8
07H
7
Bank 0
00H
0
scratch
pad
area
30h
2Fh
bit
addressable
area
RS1 RS0
R7
11
R0
R7
10
R0
R7
01
R0
R7
00
R0
20h
1Fh
18h
17h
Four
10h
0Fh
bank
area
08h
07h
00h
128B RAM Bit Address
128B RAM Memory Map
Specifications subject to change without notice, contact your sales representatives for the most recent information.
6/27
PID256** 07/97