PS21353-N Datasheet, PDF (2/9 Pages) Mitsubishi Electric Semiconductor – 600V/10A low-loss 4th generation (planar) IGBT inverter bridge for 3 phase DC-to-AC power conversion.

MITSUBISHI SEMICONDUCTOR <Intelligent Power Module>
PS21353-N
TRANSFER-MOLD TYPE
INSULATED TYPE
Fig. 2 INTERNAL FUNCTIONS BLOCK DIAGRAM (TYPICAL APPLICATION EXAMPLE)
C3 : Tight tolerance, temp-compensated electrolytic type
(Note : The capacitance value depends on the PWM control
scheme used in the applied system).
C4 : 0.22~2µF R-category ceramic capacitor for noise filtering.
Inrush current
limiter circuit
High-side input (PWM)
(5V line) (Note 1,2)
Input signal Input signal Input signal
coditioning coditioning coditioning
Level shifter Level shifter Level shifter
Protection
circuit (UV)
Protection
circuit (UV)
Protection
circuit (UV)
Drive circuit Drive circuit Drive circuit
C4
C3
(Note 6)
DIP-IPM
P
H-side IGBTS
AC input
C
Z
(Note 4)
Fig. 3
N1
VNC
N
CIN
U
V
W
M
AC line output
L-side IGBTS
Z : ZNR (Surge absorber)
C : AC filter (Ceramic capacitor 2.2~6.5nF)
(Note : Additionally, an appropriate line to line
surge absorber circuit may become necessary
depending on the application environment.)
Input signal conditioning
Fo logic
Drive circuit
SC
protection
Control supply
Under-Voltage
protection
Note1:
2:
3:
4:
5:
6:
Low-side input (PWM)
FO CFO
(5V line) (Note 1, 2) _{FO output (5V line)}
(Note 3, 5)
VNC
VD
To prevent the input signals oscillation, an RC coupling at each input is recommended. (see also Fig. 6)
(15V line)
By virtue of integrating an application specific type HVIC inside the module, direct coupling to CPU terminals without any opto-coupler or transformer
isolation is possible. (see also Fig. 6)
This output is open collector type. The signal line should be pulled up to the positive side of the 5V power supply with approximately 5.1kΩ resistance.
(see also Fig. 6)
The wiring between the power DC link capacitor and the P/N1 terminals should be as short as possible to protect the DIP-IPM against catastrophic high
surge voltages. For extra precaution, a small film type snubber capacitor (0.1~0.22µF, high voltage type) is recommended to be mounted close to
these P and N1 DC power input terminals.
Fo output pulse width should be decided by connecting external capacitor between CFO and VNC terminals. (Example : CFO=22nF → tFO=1.8ms (Typ.))
High voltage (600V or more) and fast recovery type (less than 100ns) diodes should be used in the bootstrap circuit.
Fig. 3 EXTERNAL PART OF THE DIP-IPM PROTECTION CIRCUIT
DIP-IPM
P
Drive circuit
External protection circuit
H-side IGBTS
L-side IGBTS
Short Circuit Protective Function (SC) :
SC protection is achieved by sensing the L-side DC-Bus current (through the external
shunt resistor) after allowing a suitable filtering time (defined by the RC circuit).
When the sensed shunt voltage exceeds the SC trip-level, all the L-side IGBTs are turned
OFF and a fault signal (Fo) is output. Since the SC fault may be repetitive, it is
recommended to stop the system when the Fo signal is received and check the fault.
IC (A)
SC Protection
U
Trip Level
V
W
N1
Shunt Resistor
AN
(Note 1)
CR
VNC
Drive circuit
CIN
B
Protection circuit
C
(Note 2)
0
Note1: In the recommended external protection circuit, please select the RC time constant in the range 1.5~2.0µs.
2: To prevent erroneous protection operation, the wiring of A, B, C should be as short as possible.
Collector current
waveform
2
tw (µs)
Sep. 2001