MRF49XAT-I-ST Datasheet, PDF (37/102 Pages) Microchip Technology – ISM Band Sub-GHz RF Transceiver

MRF49XA
REGISTER 2-13: PMCREG: POWER MANAGEMENT CONFIGURATION REGISTER
(POR: 0x8208) (CONTINUED)
bit 0
CLKOEN: Clock Output Enable bit
On-chip Reset or power-up clock output is enabled so that a processor can execute any special setup
sequences as required by the designer⁽²⁾.
1 = Disables the clock output
0 = Enables the clock output⁽⁴⁾
Note 1:
2:
3:
4:
This bit can be disabled to reduce current consumption.
See BCSREG (Register 2-16) for programming details.
See WTSREG (Register 2-14) for details on programming the wake-up timer value.
If the CLKOEN bit is cleared by enabling the clock output, the oscillator continues to run even if the
OSCEN bit is cleared. The device will not fully enter into the Sleep mode.
© 2009-2011 Microchip Technology Inc.
Preliminary
DS70590C-page 37