97SD3248 Datasheet, PDF (13/40 Pages) Maxwell Technologies – 1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks

1.5Gb (8-Meg X 48-Bit X 4-Banks) SDRAM
97SD3248
CURRENT STATE
CS
READ
H
L
L
L
L
L
L
L
Read with auto- H
precharge
L
L
L
L
L
L
L
Write
H
L
L
L
L
L
L
L
RAS CAS WE
x
x
x
H
H
H
H
L
H
H
L
L
L
H
H
L
H
L
L
L
H
L
L
L
x
x
x
H
H
H
H
L
H
H
L
L
L
H
H
L
H
L
L
L
H
L
L
L
x
x
x
H
H
H
H
L
H
H
L
L
L
H
H
L
H
L
L
L
H
L
L
L
ADDRESS
x
x
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
x
MODE
x
x
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
x
MODE
x
x
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
x
MODE
COMMAND
DESL
NOP
READ/READ A
WRIT/WRIT A
ACTV
PRE, PALL
REF, SELF
MRS
DESL
NOP
READ/READ A
WRIT/WRIT A
ACTV
PRE, PALL
REF, SELF
MRS
DESL
NOP
READ/READ A
WRIT/WRIT A
ACTV
PRE, PALL
REF, SELF
MRS
OPERATION
Continue burst to end
Continue burst to end
Continue burst read to CAS
latency and new read
Term burst read/start write
Other bank active
ILLEGAL on same bank⁴
Term burst read and
Precharge
ILLEGAL
ILLEGAL
Continue burst to end and pre-
charge
Continue burst to end and pre-
charge
ILLEGAL¹
ILLEGAL¹
Other bank active
ILLEGAL on same bank⁴
ILLEGAL¹
ILLEGAL
ILLEGAL
Continue burst to end
Continue burst to end
Term burst and new read
Term burst and new write
Other bank active
ILLEGAL on same bank⁴
Term burst write and
precharge⁵
ILLEGAL
ILLEGAL
02.04.05 Rev 3
All data sheets are subject to change without notice 13
©2005 Maxwell Technologies
All rights reserved.