2032VE Datasheet, PDF(2/14 Page) Lattice Semiconductor – 3.3V In-System Programmable High Density SuperFAST™ PLD

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

2032VE Datasheet, PDF (2/14 Pages) Lattice Semiconductor – 3.3V In-System Programmable High Density SuperFAST™ PLD

◁

Specifications ispLSI 2032VE

Functional Block Diagram

Figure 1. ispLSI 2032VE Functional Block Diagram

GOE 0

I/O 0

I/O 1

I/O 2

I/O 3

I/O 4

I/O 5

I/O 6

I/O 7

I/O 8

I/O 9

I/O 10

I/O 11

I/O 12

I/O 13

I/O 14

I/O 15

TDI/IN 0

TDO/IN 1

TMS/NC

BSCAN

Global Routing Pool

(GRP)

Generic Logic

Blocks (GLBs)

I/O 31

I/O 30

I/O 29

I/O 28

I/O 27

I/O 26

I/O 25

I/O 24

I/O 23

I/O 22

I/O 21

I/O 20

I/O 19

I/O 18

I/O 17

I/O 16

Note: *Y1 and RESET are multiplexed on the same pin

The device also has 32 I/O cells, each of which is directly

connected to an I/O pin. Each I/O cell can be individually

programmed to be a combinatorial input, output or bi-

directional I/O pin with 3-state control. The signal levels

are TTL compatible voltages and the output drivers can

source 4 mA or sink 8 mA. Each output can be pro-

grammed independently for fast or slow output slew rate

to minimize overall output switching noise. Device pins

can be safely driven to 5 Volt signal levels to support

mixed-voltage systems.

Eight GLBs, 32 I/O cells, two dedicated inputs and two

ORPs are connected together to make a Megablock (see

Figure 1). The outputs of the eight GLBs are connected

to a set of 32 universal I/O cells by the ORP. Each ispLSI

2032VE device contains one Megablock.

The GRP has as its inputs the outputs from all of the GLBs

and all of the inputs from the bi-directional I/O cells. All of

these signals are made available to the inputs of the

GLBs. Delays through the GRP have been equalized to

minimize timing skew.

Y1*

TCK/Y2

0139B/2032VE

Clocks in the ispLSI 2032VE device are selected using

the dedicated clock pins. Three dedicated clock pins (Y0,

Y1, Y2) or an asynchronous clock can be selected on a

GLB basis. The asynchronous or Product Term clock

can be generated in any GLB for its own clock.

Programmable Open-Drain Outputs

In addition to the standard output configuration, the

outputs of the ispLSI 2032VE are individually program-

mable, either as a standard totem-pole output or an

open-drain output. The totem-pole output drives the

specified Voh and Vol levels, whereas the open-drain

output drives only the specified Vol. The Voh level on the

open-drain output depends on the external loading and

pull-up. This output configuration is controlled by a pro-

grammable fuse. The default configuration when the

device is in bulk erased state is totem-pole configuration.

The open-drain/totem-pole option is selectable through

the ispDesignEXPERT software tools.

▷