|
IS61WV51232ALL Datasheet, PDF (9/19 Pages) Integrated Silicon Solution, Inc – 512K x 32 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY | |||
|
◁ |
IS61WV51232ALL/ALS
IS61WV51232BLL/BLS
IS64WV51232BLL/BLS
READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)
Symbol
Parameter
-20 ns
Min. Max.
Unit
tRC
Read Cycle Time
20
â
ns
tAA
Address Access Time
â 20
ns
tOHA
Output Hold Time
2.5 â
ns
tACE
CE Access Time
â 20
ns
tDOE
OE Access Time
â
8
ns
tHZOE(2)
OE to High-Z Output
0
8
ns
tLZOE(2)
OE to Low-Z Output
0
â
ns
tHZCE(2
CE to High-Z Output
0
8
ns
tLZCE(2)
CE to Low-Z Output
3
â
ns
tBA
Byte Enable to Data Valid
â
8
ns
tLZB
Byte Enable to Low-Z
0
â
ns
tHZB
Byte Enable to High-Z
0
3
ns
Notes:
1. Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to
VDD-0.3V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
3. Not 100% tested.
Integrated Silicon Solution, Inc. â www.issi.com
9
Rev. 00B
04/23/08
|
▷ |