ISL78236 Datasheet, PDF (9/24 Pages) Intersil Corporation – Dual 3A Current Sharing 2.5MHz High Efficiency Synchronous Buck Regulator

ISL78236
Electrical Specifications Unless otherwise noted, the typical specifications are measured at the following conditions:
T_A = -40°C to +105°C, V_IN = 3.6V, EN1 = EN2 = VDD, L = 1.5µH, C1 = C2 = C4 = 2x22µF, I_OUT1 = I_OUT2 = 0A to 3A, unless otherwise noted. Typical values
are at T_A = +25°C. Boldface limits apply across the operating temperature range, -40°C to +105°C. (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
MAX
(Note 7) TYP (Note 7)
UNITS
LX1, LX2
P-Channel MOSFET ON-Resistance
N-Channel MOSFET ON-Resistance
LX_ Maximum Duty Cycle
V_IN = 5.5V, I_O = 200mA
V_IN = 2.85V, I_O = 200mA
V_IN = 5.5V, I_O = 200mA
V_IN = 2.85V, I_O = 200mA
50
75
mΩ
70
100
mΩ
50
75
mΩ
70
100
mΩ
100
%
PWM Switching Frequency
Synchronization Frequency Range
Channel 1 to Channel 2 Phase Shift
F_S
F_SYNC
(Note 8)
Rising edge to rising edge timing
2.15 2.5 2.85
MHz
6
8
MHz
180
°
LX Minimum On Time
SYNC = High (PWM mode)
140
ns
Soft Discharge Resistance
LX Leakage Current
PG1, PG2
R_DIS
EN = LOW
V_IN = V_DD = 6V
80
100 120
Ω
0.1
1
µA
Output Low Voltage
Sinking 1mA, VFB = 0.7V
0.3
V
PG Pin Leakage Current
Internal PGOOD Low Rising Threshold
PG = V_IN = 6V
Percentage of nominal regulation voltage
0.01 0.1
µA
88
92
95
%
Internal PGOOD Low Falling Threshold
Percentage of nominal regulation voltage
85
88
92
%
Delay Time (Rising Edge)
Time from VOUT_ reached regulation
1
ms
Internal PGOOD Delay Time
(Falling Edge)
7
15
µs
EN1, EN2, SYNC
Logic Input Low
0.4
V
Logic Input High
1.5
V
SYNC Logic Input Leakage Current
Enable Logic Input Leakage Current
Thermal Shutdown
I_SYNC
I_EN
V_IN = V_DD = 6V
V_IN = V_DD = 6V
0.1
1
µA
0.1
1
µA
150
°C
Thermal Shutdown Hysteresis
25
°C
NOTES:
7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and
are not production tested.
8. The operational frequency per switching channel will be half of the SYNC frequency.
Submit Document Feedback
9
FN8624.0
April 28, 2014