English
Language : 

ISL24201_14 Datasheet, PDF (9/12 Pages) Intersil Corporation – Programmable VCOM Calibrator with EEPROM
ISL24201
2.7mA
200µA
50µA
90µA
IP
~1ms
25µA
100ms
Max
FIGURE 11. IDD AND IAVDD CURRENT PROFILE DURING EEPROM
PROGRAMMING
Start EEPR O M
P rogram m ing
E rase P ulse
Are EEPRO M
No
C ells E rased?
Yes
W rite P ulse
A re
No
E E P R O M C ells
Program m ed?
Yes
EEPROM
P rogram m ing
C om plete
FIGURE 12. EEPROM PROGRAMMING FLOWCHART
ISL24201 Programming
The ISL24201 accepts I2C bus address and data when the WP
pin is at or above VIH (>0.7VDD). The ISL24201 ignores the I2C
bus when the WP pin is at or below VIL (<0.3VDD). Figure 13
shows the serial data format for writing the register and
programming the EEPROM. Figure 14 shows the serial data
format for reading the DAC register. Table 2 shows the truth table
for reading and writing the device.
TABLE 2. ISL24201 READ AND WRITE CONTROL
WP PIN
I2C BITS
FUNCTION
R/W
PROGRAM
0
1
X
Read Register.
0
0
1
Will acknowledge I2C
transactions. Will not write to
register
0
0
0
Will acknowledge I2C
transactions. Will not write to
EEPROM.
1
1
X
Read DAC Register
1
0
1
Write DAC Register
1
0
0
Program EEPROM
Programming the EEPROM memory transfers the current DAC
register value to the EEPROM and occurs when the control bits
select the programming mode and the AVDD voltage is >10.8V.
After the EEPROM programming cycle is started, the WP pin can
be returned to logic low while the while it completes, which takes
a maximum of 100ms.
The ISL24201 uses a 6 bit I2C address, which is “100111xx”. The
complete read and write protocol is shown in Figures 13 and 14.
I2C Bus Signals
The ISL24201 uses fixed voltages for its I2C thresholds, rather
than the percentage of VDD described in the I2C specification
(see Table 3). This should not cause a problem in most systems,
but the I2C logic levels in a specific design should be checked to
ensure they are compatible with the ISL24201.
TABLE 3. ISL24201 I2C BUS LOGIC LEVELS
SYMBOL
ISL24201
I2C STANDARD
I2CVIL
I2CVIH
0.55V
1.44V
0.3*VDD
0.7*VDD
9
FN7586.1
December 9, 2010