X9271_14 Datasheet, PDF (8/18 Pages) Intersil Corporation – Single, Digitally Controlled Potentiometer

X9271
CS
SCL
SI
0 1 0 1 00
ID3 ID2 ID1 ID0 ^{0 0 A1 A0}
Device ID
Internal
Address
I3 I2 I1 I0 RB RA P1 P0
XXXXX XXX
Don’t Care
Instruction
Opcode
Register Pot/Bank
Address Address
S0
D7 D6 D5 D4 D3 D2 D1 D0
WCR[7:0] valid only when P1 = P0 = 0;
or
Data Register Bit [7:0] for all values of P1 and P0
FIGURE 3. THREE-BYTE INSTRUCTION SEQUENCE (READ)
CS
SCK
SI
0 1 0 10
ID3 ID2 ID1 ID0 0
0
0 ^{A1 A0}
I3 I2
I1 I0
00
RB RA P1 P0
Device ID
Internal
Address
Instruction
Opcode
Register Pot/Bank
Address Address
These commands only valid when P1 = P0 = 0
FIGURE 4. TWO-BYTE INSTRUCTION SEQUENCE
CS
SCL
SI
0 1 0 1 00
00
ID3 ID2 ID1 ID0 0 0 A1 A0
I3 I2 I1 I0 RA RB ^P1 P0
II
ID
D
Device ID
Internal
Address
Instruction
Opcode
NN
Register
Address
Pot/Bank
Address
C
1
C
2
N
C
E
C
n1
E
C
n
FIGURE 5. INCREMENT/DECREMENT INSTRUCTION SEQUENCE
Submit Document Feedback
8
FN8174.4
July 18, 2014