ISL5416_14 Datasheet, PDF (47/71 Pages) Intersil Corporation – Four-Channel Wideband Programmable

ISL5416
Tables of Channel Indirect Write Address Registers
The response of the channels to the SYNCIn1 and SYNCIn2
slave/active register occurring on either a write to a strobe
inputs is controlled by IWA *000h. Bits 31:16 control the
IWA location or on a SYNCInX signal. Updating with a
response to SYNCIn2 and bits 15:0 control the response to
SYNCInX signal allows the functions in more than one
SYNCIn1. Most processing blocks can be individually reset
ISL5416 to be updated simultaneously.
by a SYNC. Some control registers are double buffered with
the uP loading a master register and the data transfer to a
SET BITS TO 1 TO ENABLE.
.
TABLE 51. CHANNEL RESET/SYNCIn1, SYNCIn2 CONTROL (IWA = *000h) RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31
CHANNEL SYNCIn2 ENABLE. Enables channel overall response to SYNCIn2.
30
RESERVED. Set to 0.
29
SERIAL OUTPUT. Reset the serial output section on SYNCIn2. This will reset the serial clock divider if GWA = 0000h, bit 29 is set.
28
FIFO. Reset the FIFO at the IHBF/Resampler input on SYNCIn2.
27
LEAP COUNTER. Reset the IHBF/Resampler leap counter on SYNCIn2.
26
RESAMPLER NCOs. Reset back end - resampler NCOs on SYNCIn2.
25
FIFO/INTERPOLATION HALF BAND FILTER/RESAMPLER. Reset back end (Interpolation Half Band Filter, Resampler, Decimation
Counter, and FIFO) on SYNCIn2.
24
AGC RESET. Resets AGC processing on SYNCIn2 and sets the AGC gain to 0 dB (or to the lower limit if greater than 0 dB).
23
AGC TIMING. Resets AGC timing on SYNCIn2.
22
FIR2 RESET. Resets FIR2 on SYNCIn2. Resets the datapath registers and decimation counter.
21
FIR1 RESET. Resets FIR1 on SYNCIn2. Resets the datapath registers and decimation counter.
20
CIC RESET. Resets the CIC on SYNCIn2.
19
RESAMPLER UPDATE. Update (start) the resampler NCOs frequency from the master/holding register to the slave/active register
on SYNCIn2.
18
AGC GAIN LOAD. Update/load AGC gain from the master/holding register to the slave/active register on SYNCIn2.
17
CARRIER CENTER FREQUENCY UPDATE. Updates Carrier Center Frequency from the master/holding register to the slave/active
register on SYNCIn2.
16
DATA PATH UPDATE. Update channel processing control register (*001) from the master/holding register to the slave/active
register on SYNCIn2.
15
CHANNEL SYNCIn1 ENABLE. Enables channel overall response to SYNCIn1.
14
RESERVED. Set to 0.
13
SERIAL OUTPUT. Reset the serial output section on SYNCIn1. This will reset the serial clock divider if GWA = 0000h, bit 29 is set.
12
FIFO. Reset the FIFO at the IHBF/Resampler input on SYNCIn1.
11
LEAP COUNTER. Reset the IHBF/Resampler leap counter on SYNCIn1.
10
RESAMPLER NCOs. Reset back end - resampler NCOs on SYNCIn1.
9
FIFO/INTERPOLATION HALF BAND FILTER/RESAMPLER. Reset back end (Interpolation Half Band Filter, Resampler, Decimation
Counter, and FIFO) on SYNCIn1.
8
AGC RESET. Resets AGC processing on SYNCIn1 and sets the AGC gain to 0 dB (or to the lower limit if greater team 0 dB).
7
AGC TIMING. Resets AGC timing on SYNCIn1.
6
FIR2 RESET. Resets FIR2 on SYNCIn1. Resets the datapath registers and decimation counter.
5
FIR1 RESET. Resets FIR1 on SYNCIn1. Resets the datapath registers and decimation counter.
4
CIC RESET. Resets the CIC on SYNCInq1.
3
RESAMPLER UPDATE. Update (start) resampler NCOs frequency from the master/holding register to the slave/active register on
SYNCIn1.
47