 English |
|
|
|
|
|
|
|
| ICS870S208 Datasheet, PDF (8/20 Pages) Integrated Device Technology – Glitchless output behavior during input switch | |||
| |||
| ◁ |
ICS870S208 Data Sheet
DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER W/DIVIDER AND GLITCHLESS SWITCH
Table 4D. LVCMOS/LVTTL DC Characteristics, TA = 0°C to 70°C
Symbol Parameter
Test Conditions
VIH
Input High Voltage
VIL
Input Low Voltage
CLK_SEL,
DIV_SELA,
IIH
Input
DIV_SELB
High Current
OE_A[0:3],
OE_B[0:3]
VDD = 3.3V ± 5%
VDD = 2.5V ± 5%
VDD = 3.3V ± 5%
VDD = 2.5V ± 5%
VDD = VIN = 3.465V or 2.625V
VDD = VIN = 3.465V or 2.625V
CLK_SEL,
DIV_SELA,
VDD = 3.465V or 2.625V, VIN = 0V
IIL
Input
DIV_SELB
Low Current
OE_A[0:3],
OE_B[0:3]
VDD = 3.465V or 2.625V, VIN = 0V
Minimum
2.2
1.7
-0.3
-0.3
-10
-150
Typical
Maximum
VDD + 0.3
VDD + 0.3
0.8
0.7
150
10
VOH
Output High Voltage;
NOTE 1
VOL
Output Low Voltage;
NOTE 1
VDDOA, VDDOB = 3.465V
2.6
VDDOA, VDDOB = 2.625V
1.8
VDDOA, VDDOB = 3.465V or 2.625V
0.55
NOTE 1: Outputs are terminated with 50ï to VDDOA, B/2. See Parameter Measurement section, Load Test Circuit diagrams.
Units
V
V
V
V
µA
µA
µA
µA
V
V
V
Table 4E. Differential DC Characteristics, VDD = 3.3V ± 5% or 2.5V ± 5%, TA = 0°C to 70°C
Symbol Parameter
Test Conditions
Minimum
Typical
nCLK0,
IIH
Input
nCLK1
High Current CLK0,
CLK1
VDD = VIN = 3.465V or 2.625V
VDD = VIN = 3.465V or 2.625V
nCLK0,
IIL
Input
nCLK1
Low Current CLK0,
CLK1
VDD = 3.465V or 2.625V, VIN = 0V
VDD = 3.465V or 2.625V, VIN = 0V
-150
-10
VPP
Peak-to-Peak Voltage;
NOTE 1
0.15
VCMR
Common Mode Input
Voltage; NOTE 1, 2
GND + 0.5
NOTE 1: VIL should not be less than -0.3V.
NOTE 2: Common mode input voltage is defined as VIH.
Maximum
10
Units
µA
150
µA
µA
µA
1.3
V
VDD â 0.85
V
ICS870S208BKLF REVISION A APRIL 3, 2013
8
©2013 Integrated Device Technology, Inc.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese