82V3155 Datasheet, PDF (7/34 Pages) Integrated Device Technology – ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

82V3155
1
PIN DESCRIPTION
ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS
Name
V_SS
V_DDA
V_DDD
OSCi
Type
Power
Power
Power
(CMOS) I
Fref0
Fref1
I
IN_sel
I
F0_sel0
F0_sel1
I
F1_sel0
F1_sel1
I
MODE_sel0
MODE_sel1
I
RST
I
TCLR
I
TIE_en
I
FLOCK
I
LOCK
(CMOS) O
HOLDOVER (CMOS) O
NORMAL (CMOS) O
FREERUN (CMOS) O
MON_out0
O
Pin Number
Description
12, 18, 27
38, 47
37, 48
Ground.
0 V. All V_SS pins should be connected to the ground.
3.3 V Analog Power Supply.
Refer to Chapter 2.11 Power Supply Filtering Techniques.
13, 19, 26
3.3 V Digital Power Supply.
Refer to Chapter 2.11 Power Supply Filtering Techniques.
50
Oscillator Master Clock Input.
This pin is connected to a clock source.
Reference Input 0 and Reference Input 1.
These are two input reference sources (falling edge of 8 kHz, 1.544 MHz and 2.048 MHz or rising edge of 19.44
5
MHz) used for synchronization. The IN_sel pin determines which one of the two reference inputs to be used. See
6
Table - 4 for details.
The frequency of the reference inputs can be 8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz. These two pins are
internally pulled up to V_DDD.
Input Reference Selection.
11
A logic low at this pin selects Reference Input 0 (Fref0) and a logic high at this pin selects Reference Input 1 (Fref1).
The logic level on this input is gated in by the rising edges of F8o. This Pin is internally pulled down to V_SS.
9
10
Frequency Selection Inputs for Fref0.
These two inputs select one of the four possible frequencies (8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz) for the
Reference Input 0 (Fref0). See Table - 2 for details.
Frequency Selection Inputs for Fref1.
35
These two inputs select one of the four possible frequencies (8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz) for the
34
Reference Input 1 (Fref1). These two pins are internally pulled down to V_ss. See Table - 3 for details.
Mode Selection Inputs.
These two inputs determine the operating mode of the IDT82V3155 (Normal, Holdover or Freerun). See Table - 1 for
1
details.
2
The logic levels on these two pins are gated in by the rising edges of F8o. These two pins are internally pulled down
to V_SS.
Reset Input.
4
Pulling this pin to logic low for at least 300 ns will reset the IDT82V3155. While the RST pin is low, all framing and
clock outputs are at logic high.
To ensure proper operation, the device must be reset after it is powered up.
TIE Control Block Reset.
3
Pulling this pin to logic low for at least 300 ns will reset the TIE (Maximum Time Interval Error) control block and
result in a realignment of the output phase with the input phase. This pin is internally pulled up to V_DDD.
TIE Control Block Enable.
56
A logic high at this pin enables the TIE control block while a logic low disables it. The logic level on this input is gated
in by the rising edges of F8o. This pin is internally pulled down to V_ss.
45
Fast Lock Mode Enable.
When this pin is set to logic high, the DPLL will quickly lock to the input reference within 500 ms.
44
Lock Indicator.
This output pin will go high when the DPLL is frequency locked to the input reference.
52
Holdover Indicator.
This output pin will go high whenever the DPLL enters Holdover mode.
46
Normal Indicator.
This output pin will go high whenever the DPLL enters Normal mode.
51
Freerun Indicator.
This output pin will go high whenever the DPLL enters Freerun mode.
7
Frequency Out-of-range Indicator for Fref0.
A logic high at this pin indicates that Fref0 is off the nominal frequency by more than ±12 ppm.
Pin Description
7
January 11, 2017