 English |
|
|
|
|
|
|
|
| ICS843207-350 Datasheet, PDF (5/16 Pages) Integrated Device Technology – FEMTOCLOCKS™ CRYSTAL-TO-LVPECL 350MHZ FREQUENCY MARGINING SYNTHESIZER | |||
| |||
| ◁ |
ICS843207-350
FEMTOCLOCKS⢠CRYSTAL-TO-LVPECL 350MHZ FREQUENCY MARGINING SYNTHESIZER
PRELIMINARY
TABLE 5C. LVPECL DC CHARACTERISTICS, VCC = VCCO = 3.3V±5%, VEE = OV, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical
VOH
Output High Voltage; NOTE 1
VOL
Output Low Voltage; NOTE 1
VSWING Peak-to-Peak Output Voltage Swing
NOTE 1: Outputs terminated with 50Ω to VCCO - 2V.
VCCO - 1.4
VCCO - 2.0
0.6
Maximum
VCCO - 0.9
VCCO - 1.7
1.0
Units
V
V
V
TABLE 6. CRYSTAL CHARACTERISTICS
Parameter
Test Conditions
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Shunt Capacitance
Drive Level
NOTE: Characterized using an 18pF parallel resonant crystal.
Minimum Typical Maximum
Fundamental
12.4
14
15
40
7
300
Units
MHz
Ω
pF
µW
TABLE 7. AC CHARACTERISTICS, VCC = VCCO = 3.3V±5%, VEE = OV, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum
N = ÷2
310
fOUT
Output Frequency
N = ÷4
155
N = ÷8
77.5
fIN
Input Frequency REF_CLK
Mode = LOW
12.4
350MHz, (12kHz - 20MHz)
tjit(Ã)
RMS Phase Jitter, Random;
NOTE 1
Mode = LOW
175MHz, (12kHz - 20MHz)
Mode = LOW
87.5MHz, (12kHz - 20MHz)
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
300
Output Divider = ÷2
42
Output Divider = â 2
46
NOTE 1: Characterized using a 14MHz crystal.
Typical
350
175
87.5
14
1.54
1.48
1.61
Maximum
375
187.5
93.75
15
Units
MHz
MHz
MHz
MHz
ps
ps
ps
600
ps
58
%
64
%
IDT⢠/ ICS⢠LVPECL FREQUENCY MARGINING SYNTHESIZER
5
ICS843207CY-350 REV. A DECEMBER 3, 2007
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese