English
Language : 

ICS843207-350 Datasheet, PDF (2/16 Pages) Integrated Device Technology – FEMTOCLOCKS™ CRYSTAL-TO-LVPECL 350MHZ FREQUENCY MARGINING SYNTHESIZER
ICS843207-350
FEMTOCLOCKS™ CRYSTAL-TO-LVPECL 350MHZ FREQUENCY MARGINING SYNTHESIZER
PRELIMINARY
FUNCTIONAL DESCRIPTION
The ICS843207-350 features a fully integrated PLL and
therefore requires no external components for setting the loop
bandwidth. A 14MHz fundamental crystal is used as the input
to the on chip oscillator. The output of the oscillator is fed into
the pre-divider. In frequency margining mode, the 14MHz
crystal frequency is divided by 2 and a 7MHz reference
frequency is applied to the phase detector. The VCO of the
PLL operates over a range of 620MHz to 750MHz. The output
of the M divider is also applied to the phase detector. The
default mode for the ICS843207-350 is a nominal VCO
frequency of 700MHz with each output configurable to divide
by 2, 4 or 8. The nominal output frequency can be changed by
placing the device into the margining mode using the mode pin
and using the margin pin to change the M feedback divider.
Frequency margining mode operation occurs when the MODE
input is HIGH. The phase detector and the M divider force the
VCO output frequency to be M times the reference frequency
by adjusting the VCO control voltage. The output of the VCO is
scaled by an output divider prior to being sent to the LVPECL
output buffer. The divider provides a 50% output duty cycle.
The relationship between the crystal input frequency, the M
divider, the VCO frequency and the output frequency is provided
in Table 1A. When changing back from frequency margining
mode to nominal mode, the device will return to the default
nominal configuration described above.
TABLE 1A. FREQUENCY SELECT FUNCTION TABLE
XTAL (MHz)
14
14
14
14
SELx
0
0
1
1
SELx-1
0
1
0
1
VCO (MHz)
700
700
700
700
Output Divider
N/A
2
8
4
Output Frequency (MHz)
HiZ
350
87.5
175
TABLE 1B. FREQUENCY MARGIN FUNCTION TABLE
MODE
1
0
1
MARGIN
0
X
1
XTAL (MHz)
14
14
14
Pre-Divider (P)
2
1
2
Feedback Divider
95
50
105
VCO (MHz)
665
700
735
% Change
-5.0
Nom. Mode
+5.0
IDT™ / ICS™ LVPECL FREQUENCY MARGINING SYNTHESIZER
2
ICS843207CY-350 REV. A DECEMBER 3, 2007