ICS9ERS3165 Datasheet, PDF (4/27 Pages) Integrated Device Technology – Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock

ICS9ERS3165
Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock
TSSOP Pin Description (Continued)
PIN #
PIN NAME
33 SRCT_LR11/CR#_H
34 SRCT_LR10
35 SRCC_LR10
36 VDDSRCI/O
37 CPU_STOP#
38 PCI_STOP#
39 VDDSRC
40 SRCC_LR6
41 SRCT_LR6
42 GNDSRC
43 SRCC_LR7/CR#_E
TYPE
DESCRIPTION
SRC11 true or Clock Request control H for SRC10 pair
The power-up default is SRC11, but this pin may also be used as a Clock Request
control of SRC10 via SMBus. Before configuring this pin as a Clock Request Pin, the
SRC11 output pair must first be disabled in byte 3, bit 7 of SMBus configuration
I/O space After the SRC11 output is disabled (high-Z), the pin can then be set to serve
as a Clock Request for SRC10 pair using byte 6, bit 4 of SMBus configuration space
Byte 6, bit 4
0 = SRC11 enabled (default)
1= CR#_H controls SRC10.
OUT True clock of differential SRC clock pair.
OUT Complement clock of differential SRC clock pair.
PWR 1.05V to 3.3V from external power supply
IN
Stops all CPU Clocks, except those set to be free running clocks. In AMT mode 3
bits are shifted in from the ICH to set the FSC, FSB, FSA values
IN
Stops all PCI Clocks, except those set to be free running clocks. In AMT mode 3 bits
are shifted in from the ICH to set the FSC, FSB, FSA values
PWR VDD pin for SRC Pre-drivers, 3.3V nominal
OUT Complement clock of low power differential SRC clock pair.
OUT True clock of low power differential SRC clock pair.
PWR Ground for SRC clocks
SRC7 complement or Clock Request control E for SRC6 pair
The power-up default is SRC7#, but this pin may also be used as a Clock Request
control of SRC6 via SMBus. Before configuring this pin as a Clock Request Pin, the
SRC7 output pair must first be disabled in byte 3, bit 3 of SMBus configuration space
I/O . After the SRC output is disabled (high-Z), the pin can then be set to serve as a
Clock Request for SRC6 pair using byte 6, bit 7 of SMBus configuration space
Byte 6, bit 7
0 = SRC7# enabled (default)
1= CR#_E controls SRC6.
44 SRCT_LR7/CR#_F
45 VDDSRCI/O
46 CPUC_ITP_LR2/SRCC8
47 CPUT_ITP_LR2/SRCT8
48 NC
49 VDDCPU_IO
50 CPUC_F_LR1
51 CPUT_F_LR1
52 GNDCPU
53 CPUC_LR0
54 CPUT_LR0
55 VDDCPU
56 CK_PWRGD/PD#
57 FSLB/TEST_MODE
58 GNDREF
59 X2
60 X1
61 VDDREF
62 REF/FSLC/TEST_SEL
63 SDATA
64 SCLK
SRC7 true or Clock Request control 8 for SRC8 pair
The power-up default is SRC7, but this pin may also be used as a Clock Request
control of SRC8 via SMBus. Before configuring this pin as a Clock Request Pin, the
SRC7 output pair must first be disabled in byte 3, bit 3 of SMBus configuration space
I/O After the SRC output is disabled (high-Z), the pin can then be set to serve as a Clock
Request for SRC8 pair using byte 6, bit 6 of SMBus configuration space
Byte 6, bit 6
0 = SRC7# enabled (default)
1 = CR#_F controls SRC8.
PWR 1.05V to 3.3V from external power supply
Complement clock of low power differential CPU2/Complement clock of differential
SRC pair. The function of this pin is determined by the latched input value on pin 7,
OUT
PCIF5/ITP_EN on powerup. The function is as follows:
Pin 7 latched input Value
0 = SRC8#
1 = ITP#
True clock of low power differential CPU2/True clock of differential SRC pair. The
function of this pin is determined by the latched input value on pin 7, PCIF5/ITP_EN
OUT
on powerup. The function is as follows:
Pin 7 latched input Value
0 = SRC8
1 = ITP
N/A No Connect
PWR 1.05V to 3.3V from external power supply
OUT
Complement clock of low power differenatial CPU clock pair. This clock will be free-
running during iAMT.
OUT
True clock of low power differential CPU clock pair. This clock will be free-running
during iAMT.
PWR Ground Pin for CPU Outputs
OUT Complement clock of low power differential CPU clock pair.
OUT True clock of low power differential CPU clock pair.
PWR Power Supply 3.3V nominal.
IN Notifies CK505 to sample latched inputs, or iAMT entry/exit, or PWRDWN# mode
3.3V tolerant input for CPU frequency selection. Refer to input electrical
IN
characteristics for Vil_FS and Vih_FS values. TEST_MODE is a real time input to
select between Hi-Z and REF/N divider mode while in test mode. Refer to Test
Clarification Table.
PWR Ground pin for crystal oscillator circuit
OUT Crystal output, nominally 14.318MHz.
IN Crystal input, Nominally 14.318MHz.
PWR Power pin for the REF outputs, 3.3V nominal.
3.3V 14.318MHz reference clock/3.3V tolerant low threshold input for CPU frequency
I/O
selection. Refer to input electrical characteristics for Vil_FS and Vih_FS values/
TEST_SEL: 3-level latched input to enable test mode. Refer to Test Clarification
Table.
I/O Data pin for SMBus circuitry, 5V tolerant.
IN Clock pin of SMBus circuitry, 5V tolerant.
IDT^® Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock
4
1613C—02/08/12