English
Language : 

9DBV0941_17 Datasheet, PDF (3/18 Pages) Integrated Device Technology – 9-Output 1.8V HCSL Fanout Buffer with Zo = 100ohms
Pin Descriptions
PIN #
PIN NAME
1 vSADR_tri
2 vOE8#
3 DIF8
4 DIF8#
5 VDDR1.8
6 CLK_IN
7 CLK_IN#
8 GNDR
9 GNDDIG
10 SCLK_3.3
11 SDATA_3.3
12 VDDDIG1.8
13 VDDIO
14 vOE0#
15 DIF0
16 DIF0#
17 vOE1#
18 DIF1
19 DIF1#
20 VDD1.8
21 VDDIO
22 GND
23 DIF2
24 DIF2#
25 vOE2#
26 DIF3
27 DIF3#
28 vOE3#
29 GND
30 VDD1.8
31 VDDIO
32 DIF4
33 DIF4#
34 vOE4#
35 DIF5
MARCH 14, 2017
9DBV0941 DATASHEET
TYPE
DESCRIPTION
LATCHED Tri-level latch to select SMBus Address. It has an internal 120kohm pull down
IN resistor. See SMBus Address Selection Table.
Active low input for enabling output 8. This pin has an internal 120kohm pull-
IN down.
1 = disable outputs, 0 = enable outputs.
OUT Differential true clock output.
OUT Differential complementary clock output.
PWR Power supply for differential input clock (receiver). This VDD should be treated
as an analog power rail and filtered appropriately. Nominally 1.8V.
IN True input for differential reference clock.
IN Complementary input for differential reference clock.
GND Analog ground pin for the differential input (receiver).
GND Ground pin for digital circuitry.
IN Clock pin of SMBus circuitry, 3.3V tolerant.
I/O Data pin for SMBus circuitry, 3.3V tolerant.
PWR 1.8V digital power (dirty power).
PWR Power supply for differential outputs.
Active low input for enabling output 0. This pin has an internal 120kohm pull-
IN down.
1 = disable outputs, 0 = enable outputs.
OUT Differential true clock output.
OUT Differential complementary clock output.
Active low input for enabling output 1. This pin has an internal 120kohm pull-
IN down.
1 = disable outputs, 0 = enable outputs.
OUT Differential true clock output.
OUT Differential complementary clock output.
PWR Power supply, nominally 1.8V.
PWR Power supply for differential outputs.
GND Ground pin.
OUT Differential true clock output.
OUT Differential complementary clock output.
Active low input for enabling output 2. This pin has an internal 120kohm pull-
IN down.
1 = disable outputs, 0 = enable outputs.
OUT Differential true clock output.
OUT Differential complementary clock output.
Active low input for enabling output 3. This pin has an internal 120kohm pull-
IN down.
1 = disable outputs, 0 = enable outputs.
GND Ground pin.
PWR Power supply, nominally 1.8V.
PWR Power supply for differential outputs.
OUT Differential true clock output.
OUT Differential complementary clock output.
Active low input for enabling output 4. This pin has an internal 120kohm pull-
IN down.
1 = disable outputs, 0 = enable outputs.
OUT Differential true clock output.
3
9-OUTPUT 1.8V HCSL FANOUT BUFFER WITH ZO = 100OHMS