English
Language : 

ICS831724I Datasheet, PDF (2/24 Pages) Integrated Device Technology – LVCMOS interface levels for all control inputs
ICS831724I Data Sheet
DIFFERENTIAL CLOCK DATA MULTIPLEXER
Table 1. Pin Descriptions
Number
1, 8, 9, 15,
26, 32
Name
VDD
Power
Type
Description
Positive power supply pins.
2
3
4
5
6
7
10, 11
12, 29
13, 14
nOED
CLK0
nCLK0
CLK1
nCLK1
nOEA
QA, nQA
GND
QB, nQB
Input
Input
Input
Input
Input
Input
Output
Power
Output
Pullup
Pulldown
Pulldown/Pullup
Pulldown
Pulldown/Pullup
Pullup
Output enable for the QD output. See Table 3D for function.
LVCMOS/LVTTL interface levels.
Non-inverting clock/data input 0.
Inverting differential clock input 0. VDD/2 default when left floating.
Non-inverting clock/data input 1.
Inverting differential clock input 1. VDD/2 default when left floating.
Output enable for the QA output. See Table 3A for function.
LVCMOS/LVTTL interface levels.
Differential output pair A. HCSL interface levels.
Power supply ground.
Differential output pair B. HCSL interface levels.
16
17, 19, 20,
21, 22, 24
nOEB
nc
Input
Unused
Pullup
Output enable for the QB output. See Table 3B for function.
LVCMOS/LVTTL interface levels.
No connect pins.
18
SEL
Input
Pulldown
Input select. See Table 3E for function.
LVCMOS/LVTTL interface levels.
23
nOEC
Input
25
27, 28
30, 31
IREF
Input
QC, nQC
QD, nQD
Output
Output
Pullup
Output enable for the QC output. See Table 3C for function.
LVCMOS/LVTTL interface levels.
An external fixed precision resistor (475) from this pin to ground
provides a reference current used for the differential current-mode QX,
nQX outputs.
Differential output pair C. HCSL interface levels.
Differential output pair D. HCSL interface levels.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
Parameter
CIN
RPULLUP
RPULLDOWN
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
51
Maximum
Units
pF
k
k
ICS831724AKI REVISION A MAY 16, 2013
2
©2013 Integrated Device Technology, Inc