ICS8N3PG10MBKI-062 Datasheet, PDF (15/20 Pages) Integrated Device Technology – One differential LVPECL output pair

ICS8N3PG10MBKI-062 DATA SHEET
Power Considerations
This section provides information on power dissipation and junction temperature for the ICS8N3PG10MBKI-062.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS8N3PG10MBKI-062 is the sum of the core power plus the power dissipation due to loading.
The following is the power dissipation for V_CC = 3.3V + 5% = 3.465V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipation due to loading.
• Power (core)_MAX = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 189mA = 654.885mW
• Power (outputs)_MAX = 30mW/Loaded Output pair
Total Power__MAX (3.3V, with all outputs switching) = 654.885mW + 30mW = 684.885mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The
maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond
wire and bond pad temperature remains below 125°C.
The equation for Tj is as follows: Tj = _JA * Pd_total + T_A
Tj = Junction Temperature
_JA = Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
T_A = Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance _JA must be used. Assuming no air flow and
a multi-layer board, the appropriate value is 39.2°C/W per Table 7 below.
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:
85°C + 0.685W * 39.2°C/W = 111.9°C. This is well below the limit of 125°C.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of
board (multi-layer).
Table 7. Thermal Resistance _JA for 10 Lead VFQFN, Forced Convection
_JA by Velocity
Meters per Second
0
Multi-Layer PCB, JEDEC Standard Test Boards
39.2°C/W
REV A 05/15/14
15
PROGRAMMABLE FEMTOCLOCK^® NG DIFFERENTIAL-TO-3.3V, 2.5V
LVPECL SYNTHESIZER