English
Language : 

ICS874001AGI-05LF Datasheet, PDF (14/18 Pages) Integrated Device Technology – PCI Express™ Jitter Attenuator
ICS74001I-05 Data Sheet
PCI EXPRESS™ JITTER ATTENUATOR
Power Considerations
This section provides information on power dissipation and junction temperature for theICS874001I-05.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS874001I-05 is the sum of the core power plus the analog power plus the power dissipated in the load(s).
The following is the power dissipation for VDD = 3.3V + 0.3V = 3.6V, which gives worst case results.
• Power (core)MAX = VDD_MAX * (IDD_MAX + IDDA_MAX) = 3.6V * (75mA + 13mA) = 316.8mW
• Power (outputs)MAX = VDDO_MAX * IDDO_MAX = 3.6V * 25mA = 90mW
Total Power_MAX = 316.8mW + 90mW = 406.8mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The
maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond
wire and bond pad temperature remains below 125°C.
The equation for Tj is as follows: Tj = θJA * Pd_total + TA
Tj = Junction Temperature
θJA = Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
TA = Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming no air flow and
a multi-layer board, the appropriate value is 86.7°C/W per Table 6 below.
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:
85°C + 0.407W * 86.7°C/W = 120.3°C. This is below the limit of 125°C.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of
board (multi-layer).
Table 6. Thermal Resistance θJA for 20 Lead TSSOP, Forced Convection
θJA by Velocity
Meters per Second
0
Multi-Layer PCB, JEDEC Standard Test Boards
86.7°C/W
1
82.4°C/W
2.5
80.2°C/W
ICS874001AGI-05 REVISION A JANUARY 14, 2011
14
©2011 Integrated Device Technology, Inc.