ICS527-04 Datasheet, PDF (7/9 Pages) Integrated Circuit Systems – Clock Slicer User Configurable PECL input Zero Delay Buffer

ICS527-04
Clock Slicer User Configurable PECL input Zero Delay Buffer
DC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature 0 to +70°C
Parameter
Symbol
Conditions
Min. Typ.
Operating Voltage
VDD
3.15
3.3
Input High Voltage
V_IH
2
Input Low Voltage
V_IL
Peak to Peak Input
Voltage
Pins 7, 8, 10, 11
0.3
Common Mode Range
Pins 7, 8, 10, 11
VDD-1.4
Output High Voltage
Output Low Voltage
Operating Supply
Current
V_OH I_OH = -12 mA
V_OL I_OL = 12 mA
IDD 15 MHz in, 60 MHz
out, no load
2.4
8
Input Capacitance
C_IN
4
On-chip pull-up resistor
R_PU configuration inputs
270
Max.
3.45
0.8
1
Units
V
V
V
V
VDD-0.6 V
V
0.4
V
mA
pF
kΩ
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature 0 to +70° C
Parameter
Symbol
Conditions
Min.
Input Frequency
Output Frequency, CLK1
Output Duty Cycle
Absolute Clock Period Jitter
One sigma Clock Period Jitter
Input to output skew
F_IN
F_OUT
t_OD
t_ja
t_js
t_IO
0 to +70°C
Deviation from mean
PECLIN to PECLO,
Note 1
1.5
4
45
-250
Device to device skew
t_pi
Common CLKIN,
measured at FBPECL
Typ.
50
± 90
40
Note 1: Assumes clocks with same rise time, measured from rising edges at VDD/2.
Max.
200
160
55
250
500
Units
MHz
MHz
%
ps
ps
ps
ps
Thermal Characteristics
Parameter
Symbol Conditions
Thermal Resistance Junction to
Ambient
θ_JA Still air
θ_JA 1 m/s air flow
θ_JA 3 m/s air flow
Thermal Resistance Junction to Case θ_JC
Min.
Typ.
100
80
67
60
Max.
Units
°C/W
°C/W
°C/W
°C/W
MDS 527-04 D
7
Revision 122804
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel [phone] ● www.icst.com