ICS951402 Datasheet, PDF (1/23 Pages) Integrated Circuit Systems – Programmable Timing Control Hub for P4 processor

Integrated
Circuit
Systems, Inc.
ICS951402
Advance Information
Programmable Timing Control Hub™ for P4™ processor
Recommended Application:
ATI chipset, P4 system, Banias system
Output Features:
• 2 - Pairs of differential CPUCLKs (differential current mode)
• 1 - SDRAM @ 3.3V
• 8 - PCI @3.3V (selectable 33/66 MHz) (2 free-running)
• 2 - AGP @ 3.3V
• 2- 48MHz, @3.3V fixed.
• 1- 24/48MHz, @3.3V selectable by I²C
(Default is 24MHz)
• 3- REF @3.3V, 14.318MHz.
Features/Benefits:
• Support for Intel Banias power management features
• Programmable output frequency, divider ratios, output rise/
falltime, output skew.
• Programmable spread percentage for EMI control.
• Watchdog timer technology to reset system
if system malfunctions.
• Programmable watch dog safe frequency.
• Support I²C Index read/write and block read/write
operations.
• Supports spread spectrum for EMI reduction; default is
spread spectrum ON.
Pin Configuration
VDDREF 1
FS0/REF0 2
FS1/REF1 3
FS2/REF2 4
GNDREF 5
X1 6
X2 7
GND 8
VDD 9
*VttPWR_GD/PD# 10
PCI66/33#_SEL 11
PCI_STOP#* 12
VDDPCI 13
FS3/PCICLK_F0 14
FS4/PCICLK_F1 15
PCICLK0 16
PCICLK1 17
GNDPCI 18
VDDPCI 19
PCICLK2 20
PCICLK3 21
PCICLK4 22
PCICLK5 23
GNDPCI 24
48 VDDSDR
47 SDRAM_OUT
46 GNDSDR
45 CPU_STOP#*
44 CPUCLKT1
43 CPUCLKC1
42 VDDCPU
41 GNDCPU
40 CPUCLKT0
39 CPUCLKC0
38 IREF
37 GND
36 AVDD
35 SCLK
34 SDATA
33 GNDAGP
32 AGPCLK0
31 AGPCLK1
30 VDDAGP
29 AVDD48
28 48MHz_0
27 48MHz_1
26 24_48MHz/SEL24_48#MHz**
25 GND48
48-Pin TSSOP & SSOP
* These inputs have a 120K pull up to VDD.
** These inputs have a 120K pull down to GND.
Block Diagram
PLL2
X1
XTAL
X2
OSC
PLL1
Spread
Spectrum
/2
CPU
DIVDER
Stop
Skew Requirements
48MHz (0:1)
24_48MHz
REF (2:0)
3
2 ^{CPUCLKT (1:0)}
2 ^{CPUCLKC (1:0)}
PCI-PCI
AGP-AGP
CPU-AGP
CPU-PCI
AGP-PCI
AGP leading
CPU-SDRAM
<±350ps
<±350ps
<±500ps
<±500ps
<±1ns
<±1ns
SDATA
SCLK
FS (4:0)
PD#
PCI_STOP#
CPU_STOP#
PD#/Vtt_PWRGD
PCI66/33#SEL
24_48SEL#
Control
Logic
Config.
Reg.
SDRAM
PCI
DIVDER
Stop
AGP
DIVDER
SDRAM_OUT
1
6 ^{PCICLK (5:0)}
PCICLK_F (1:0)
2
AGP (1:0)
2
I REF
Power Groups
VDDCPU = CPU
VDDPCI = PCICLK_F, PCICLK
VDDSD = SDRAM
AVDD48 = 48MHz, 24MHz, fixed PLL
AVDD = Analog Core PLL
VDDAGP= AGP
VDDREF = Xtal, REF
0660—05/05/05
ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals.
ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.