IC-NQL Datasheet, PDF (18/24 Pages) IC-Haus GmbH – 13-bit Sin/D CONVERTER WITH SSI INTERFACE

iC-NQL
13-bit Sin/D CONVERTER WITH SSI INTERFACE
TEST FUNCTIONS
Rev B1, Page 18/24
TMODE
Code
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
Condition
Adr 0x06, Bit 3:1
Signal at Z
Z
A xor B
ENCLK
NLOCK
CLK
DIVC
PZERO - NZERO
TP
CFGABZ = 0x00
Description
no test mode
Output A EXOR B
iC-Haus device test
iC-Haus device test
iC-Haus device test
iC-Haus device test
iC-Haus device test
iC-Haus device test
Table 29: Test Mode
5V
A: COS+
SDA: Sin+
TMA
Code
0x00
0x01
Notes
Adr 0x06, Bit 0
Pin A
Pin B
Pin SDA Pin SCL
A
B
SDA
SCL
COS+
COS-
SIN+
SIN-
To permit the verification of GAIN and OFFSET
settings, the input amplifier outputs are available at
the pins. To operate the converter a signal of 4 Vpp
is the ideal here and should not be exceeded. Pin
loads above 1 MΩ are adviceable for accurate
measurements.
Table 30: Analog Test Mode
Parameter GAIN ideally adjusts the signal levels to ca.
4 Vpp and should not be touched afterwards.
Both scope display modes are feasible for OFFS (pos-
itive values) or RATIO adjustments; regarding the ad-
justment of PHASE the X/Y mode may be preferred.
For OFFS adjustment towards negative values the test
signals COS- (pin B) and SIN- (pin SCL) are relevant.
0V
Y/T 1 V/Div vert.
X/Y 1 V/Div vert. 1 V/Div hor.
Figure 15: Calibrated signals with TMA mode.