|
IC-NQC_11 Datasheet, PDF (10/29 Pages) IC-Haus GmbH – 13-bit Sin/D CONVERTER WITH SIGNAL CALIBRATION | |||
|
◁ |
iC-NQC
preliminary
13-bit Sin/D CONVERTER WITH SIGNAL CALIBRATION
PARAMETER and REGISTER
Rev D1, Page 10/29
Register Description, Overview . . . . . . . . . . . Page 10
Signal Conditioning . . . . . . . . . . . . . . . . . . . . . . . Page 11
GAIN:
Gain Select
SINOFFS: Offset Calibration Sine
COSOFFS: Offset Calibration Cosine
REFOFFS: Offset Calibration Reference
RATIO:
Amplitude Calibration
PHASE:
Phase Calibration
Converter Function . . . . . . . . . . . . . . . . . . . . . . . . Page 12
SELRES: Resolution
HYS:
Hysteresis
FCTR:
Max. Permissible Converter Frequency
Incremental Signals . . . . . . . . . . . . . . . . . . . . . . . Page 15
CFGABZ: Output A, B, Z
ROT:
Direction of Rotation
CBZ:
24-bit Period Counter Conï¬guration
ENRESDEL: Output Delay A, B, Z
ZPOS:
Zero Signal Position
CFGZ:
Zero Signal Length
CFGAB: Zero Signal Logic
Signal Monitoring
and Error Messages . . . . . . . . . . . . . . . . . . . . . . . Page 17
SELAMPL: Amplitude Monitoring, function
AMPL:
Amplitude Monitoring, thresholds
AERR:
Amplitude Error
FERR:
Frequency Error
Test Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Page 18
TMODE: Test Mode
TMA:
Analog Test Mode
BiSS Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Page 19
SELSSI: Protocol Version
TIMO, TOA: Timeout
TOS:
Timeout Short**
M2S:
Data Output and Options
CRC6:
CRC Polynomial
NZB:
Zero Bit
ENCDS: Protocol Options
RPL:
Register Protection Settings
GRAY:
SSI Data Format
OVERVIEW
Adr
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x00
ENCDS
M2S(1:0)
SELRES(4:0)
0x01
HYS(2:0)
ZPOS(4:0)
0x02
ENRESDEL
SELSSI
ROT
CBZ
CFGABZ(1:0)
CFGZ(1:0)
0x03
CRC6
NZB
CFGAB(1:0)
RPL
0
AERR
FERR
0x04
FCTR(7:0)
0x05
GRAY
FCTR(14:8)
0x06
reserved*
TIMO
0
TMODE(2:0)
TMA
0x07
reserved*
TOA
reserved*
0x08
GAIN(3:0)
RATIO(3:0)
0x09
SINOFFS(7:0)
0x0A
COSOFFS(7:0)
0x0B
PHASE(5:0)
REFOFFS
RATIO(4)
0x0C
reserved*
SELAMPL
AMPL(1:0)
0x0D
0x0E
0x0F
CRC_E2P(7:0) - check value read from the EEPROM for addresses 0x00 to 0x0E
EEPROM
0x10 -
0x1F
0x00 - 0x0F Reserved EEPROM memory section: iC-NQC device conï¬guration data.
0x41 -
0x7F
0x31 - 0x6F Reserved EEPROM memory section: BiSS C Slave Registers (device identiï¬er 4E 51 43 35 00 00 69 43)
Register contents are random when powering up without an EEPROM.
When no register protection is active, all registers permit read and write access (see RPL).
*) Reserved registers must be programmed to zero. **) For TOS see table 42 on page 21.
Table 5: Register layout
|
▷ |