 English |
|
|
|
|
|
|
|
| HY5PS561621BLFPE3 Datasheet, PDF (28/34 Pages) Hynix Semiconductor – 256Mb DDR2 SDRAM | |||
| |||
| ◁ |
Fig. -c Illustration of nominal line for tIH, tDH
1
1HY5PS561621B(L)FP
CK, DQS
CK, DQS
VDDQ
VIH(ac)min
tIS,
tIH,
tDS
tDH
VIH(dc)min
dc to VREF
region
VREF(dc)
VIL(dc)max
nominal
slew rate
tIS,
tIH,
tDS
tDH
nominal
slew rate
VIL(ac)max
Vss
Delta TR
Delta TF
Hold Slew Rate
Rising Signal
=
VREF(dc)-VIL(dc)max
Delta TR
Hold Slew Rate
Falling Signal
=
VIH(dc)min - VREF(dc)
Delta TF
Rev. 0.2 / Apr. 2008
28
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese