English
Language : 

HY5PS561621BLFPE3I Datasheet, PDF (26/34 Pages) Hynix Semiconductor – 256Mb DDR2 SDRAM
Fig. a Illustration of nominal slew rate for tIS,tDS
1
1HY5PS561621B(L)FP-xI
CK,DQS
CK, DQS
VDDQ
VIH(ac)min
tIS,
tIH,
tDS
tDH
tIS,
tIH,
tDS
tDH
VIH(dc)min
VREF(dc)
VIL(dc)max
VIL(ac)max
Vss
nominal
slew rate
nominal
slew rate
VREF to ac
region
Delta TF
Delta TR
Setup Slew Rate
Falling Signal
=
VREF(dc)-VIL(ac)max
Delta TF
Setup Slew Rate
Rising Signal
=
VIH(ac)min-VREF(dc)
Delta TR
Rev. 0.2 / Apr. 2008
26