HI-6130_16 Datasheet, PDF (29/296 Pages) Holt Integrated Circuits – 3.3V BC / MT / RT Multi-Terminal Device

HI-6130, HI-6131
Register
Number
Hex
Address
Used By Register Name
Hard
Reset
Default
76
0x004C
RT2
RT2 Time Tag Utility Register (count load / count match interrupt)
(page 159)
0x0000
77
0x004D BC / RT1 Extended Configuration Register
0x0000
78
0x004E
---- Checksum Fail Address & EEPROM Lock/Unlock
0x0000
79
0x004F
BC BC Last Message Block Address
0x0000
80
0x0050
BC Default location for BC WMI address pointer
0x0000
Self-Test Control Register (when TEST input pin is logic 1) (see
40*
0x0028 Self-Test page 231). When TEST pin is logic 0, this address is an RT2
0x0000
register.
Loopback Test Transmit Data Register (when TEST input pin is
31*
0x001F Self-Test logic 1) (see page 235). When TEST pin is logic 0, this address is 0x0000
an RT1 register.
Loopback Test Receive Data Register (when TEST input pin is
2*
0x0002 Self-Test logic 1) (see page 235). When TEST pin is logic 0, this address is 0x0000
an RT1 register.
RAM Self-Test Fail Address Register (when TEST input pin is logic
27*
0x001B Self-Test 1) (see “RAM Self-Test Fail Address Register (0x001B)” on page 0x0000
235). When TEST pin is logic 0, this address is an RT1 register.
Memory Test Fail Address Register (when AUTOEN input pin is
36**
0x0024
Auto-Init.
logic 1) (see page 226). This is the first RAM / register address
with data mismatch (see Section 23.1 on page 223). Once
0x0000
execution starts, register address 0x0024 is an RT2 register.
* Alternate function for these registers when TEST pin is logic 1.
** Alternate function after reset when AUTOEN pin is logic 1.
Register descriptions are grouped by function: Bus Controller, Bus Monitor, Remote Terminal. Here is the presentation
order:
1. Registers used by all device functions (configuration, status and time tag registers),
2. Bus Controller registers,
3. Bus Controller configuration and operation,
4. Bus Monitor registers,
5. Bus Monitor configuration and operation,
6. Remote Terminal registers,
7. Remote Terminal configuration and operation
HOLT INTEGRATED CIRCUITS
29