MC33999 Datasheet, PDF (7/21 Pages) Motorola, Inc – 16-Output Switch with SPI and PWM Control

ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 4. Dynamic Electrical Characteristics
Characteristics noted under conditions 3.1 V ≤ SO_PWR ≤ 5.25 V, 9.0 V ≤ V_PWR ≤ 16 V, -40°C ≤ T_C ≤ 125°C unless otherwise
noted. Typical values noted reflect the approximate parameter means at V_PWR = 13 V, T_A = 25°C under nominal conditions
unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
POWER OUTPUT TIMING
Output Slew Rate
R_L = 60 Ω ⁽¹⁵⁾
Output Turn ON Delay Time ⁽¹⁶⁾
Output Turn OFF Delay Time ⁽¹⁶⁾
Output ON Short Fault Disable Report Delay ⁽¹⁷⁾
Output OFF Open Fault Delay Time ⁽¹⁷⁾
Output PWM Frequency
DIGITAL INTERFACE TIMING ⁽²³⁾
SR
V/µs
1.0
2.0
10
T _{DLY (ON)}
1.0
2.0
10
µs
T _DLY(OFF)
1.0
4.0
10
µs
T _DLY(SHORT) 100
–
450
µs
T _{DLY (OPEN)}
100
–
450
µs
T _FREQ
–
–
2.0
kHz
Required Low State Duration on V_PWR for Reset
V_PWR ≤ 0.2 V ⁽¹⁸⁾
T _RST
–
µs
–
10
Falling Edge of CS to Rising Edge of SCLK (Required Setup Time)
T _LEAD
100
–
–
ns
Falling Edge of SCLK to Rising Edge of CS (Required Setup Time)
T _LAG
50
–
–
ns
SI to Falling Edge of SCLK (Required Setup Time)
T _{SI (SU)}
16
–
–
ns
Falling Edge of SCLK to SI (Required Setup Time)
SI, CS, SCLK Signal Rise Time ⁽¹⁹⁾
SI, CS, SCLK Signal Fall Time ⁽¹⁹⁾
Time from Falling Edge of CS to SO Low Impedance ⁽²⁰⁾
Time from Rising Edge of CS to SO High Impedance ⁽²¹⁾
Time from Rising Edge of SCLK to SO Data Valid ⁽²²⁾
T _{SI (HOLD)}
20
–
–
ns
T _{R (SI)}
–
5.0
–
ns
T _{F (SI)}
–
5.0
–
ns
T _{SO (EN)}
–
–
50
ns
T _{SO (DIS)}
–
–
50
ns
T _VALID
–
25
80
ns
Notes
15. Output slew rate measured across a 60 Ω resistive load.
16. Output turn ON and OFF delay time measured from 50% rising edge of CS to 80% and 20% of initial voltage.
17. Duration of fault before fault bit is set. Duration between access times must be greater than 450 µs to read faults.
18. This parameter is guaranteed by design but is not production tested.
19. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
20. Time required for valid output status data to be available on SO pin.
21. Time required for output status data to be terminated at SO pin.
22. Time required to obtain valid data out from SO following the rise of SCLK with 200 pF load.
23. This parameter is guaranteed by design. Production test equipment used 4.16 MHz, 5.5 V/3.1 V SPI Interface.
Analog Integrated Circuit Device Data
Freescale Semiconductor
33999
7