|
S9S12C128F0MFUE Datasheet, PDF (19/690 Pages) Freescale Semiconductor, Inc – Reference Manual | |||
|
◁ |
Chapter 1 MC9S12C and MC9S12GC Device Overview (MC9S12C128)
⢠Operating frequency:
â 32MHz equivalent to 16MHz bus speed for single chip
â 32MHz equivalent to 16MHz bus speed in expanded bus modes
â Option of 9S12C Family: 50MHz equivalent to 25MHz bus speed
â All 9S12GC Family members allow a 50MHz operating frequency.
⢠Internal 2.5V regulator:
â Supports an input voltage range from 2.97V to 5.5V
â Low power mode capability
â Includes low voltage reset (LVR) circuitry
â Includes low voltage interrupt (LVI) circuitry
⢠48-pin LQFP, 52-pin LQFP, or 80-pin QFP package:
â Up to 58 I/O lines with 5V input and drive capability (80-pin package)
â Up to 2 dedicated 5V input only lines (IRQ, XIRQ)
â 5V 8 A/D converter inputs and 5V I/O
⢠Development support:
â Single-wire background debug⢠mode (BDM)
â On-chip hardware breakpoints
â Enhanced DBG12 debug features
1.1.2 Modes of Operation
User modes (expanded modes are only available in the 80-pin package version).
⢠Normal and emulation operating modes:
â Normal single-chip mode
â Normal expanded wide mode
â Normal expanded narrow mode
â Emulation expanded wide mode
â Emulation expanded narrow mode
⢠Special operating modes:
â Special single-chip mode with active background debug mode
â Special test mode (Freescale use only)
â Special peripheral mode (Freescale use only)
⢠Low power modes:
â Stop mode
â Pseudo stop mode
â Wait mode
Freescale Semiconductor
MC9S12C-Family / MC9S12GC-Family
19
Rev 01.24
|
▷ |