MCIMX53XA Datasheet, PDF (136/180 Pages) Freescale Semiconductor, Inc – i.MX53xA Automotive and Infotainment Applications Processors

Electrical Characteristics
Table 84. SSI Transmitter Timing with External Clock (continued)
ID
SS39
SS44
SS45
SS46
Parameter
Min
(Tx) CK high to STXD high impedance
—
Synchronous External Clock Operation
SRXD setup before (Tx) CK falling
10.0
SRXD hold after (Tx) CK falling
2.0
SRXD rise/fall time
—
Max
Unit
15.0
ns
—
ns
—
ns
6.0
ns
NOTE
• All the timings for the SSI are given for a non-inverted serial clock
polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have
been inverted, all the timing remains valid by inverting the clock signal
STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables
and in the figures.
• All timings are on Audiomux Pads when SSI is being used for data
transfer.
• “Tx” and “Rx” refer to the Transmit and Receive sections of the SSI.
• The terms WL and BL refer to Word Length (WL) and Bit Length (BL).
• For internal Frame Sync operation using external clock, the FS timing is
same as that of Tx Data (for example, during AC97 mode of operation).
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
136
Freescale Semiconductor