English
Language : 

33882 Datasheet, PDF (10/27 Pages) Freescale Semiconductor, Inc – Six-Output Low-Side Switch with SPI and Parallel Input Control
ELECTRICAL CHARACTERISTICS
STATIC ELECTRICAL CHARACTERISTICS
Table 4. Static Electrical Characteristics (continued)
Characteristics noted under conditions 4.75 V ≤ VDD ≤ 5.25 V, 9.0 V ≤ VPWR ≤ 17 V, -40°C ≤ TA ≤ 125°C unless otherwise
noted.
Characteristic
Symbol
Min
Typ
Max
Unit
DIGITAL INTERFACE
SI Logic High
SI Logic Low
CS and SCLK Logic High
CS and SCLK Logic Low
Input Logic High
Input Logic Low
Input Pull-Down Current (23)
VIN = 1.5 V
Input Pull-Up Current (24)
VIN = 3.5 V
SO and High-State Output Voltage
IOH = -1.0 mA
SO and Low-State Output Voltage
IOL = 1.0 mA
SO and Tri-State Leakage Current
CS = 0.7 VDD, VSO = 0.3 VDD
CS = 0.7 VDD, VSO = 0.7 VDD
Input Capacitance (25)
0 = VIN = 5.5 V
SO and Tri-State Capacitance (26)
0 = VIN = 5.5 V
SIV IH
4.0
–
–
V
SIV IL
–
–
2.0
V
CSV IH
3.0
–
–
V
CSV IL
–
–
3.0
V
V IH
3.15
–
–
V
V IL
–
–
1.35
V
I IN (PD)
µA
5.0
–
25
I IN (PU)
µA
-25
–
-5.0
V SOH
3.5
–
V
–
V SOL
0
V
–
0.4
I SOT
-10
–
µA
–
–
–
10
C IN
pF
–
–
12
C SOT
–
pF
–
20
Notes
16. Outputs of device functionally turn-on (RDS(ON) = 0.95 Ω @125°C). SPI/parallel inputs and power outputs are operational. Fault
detection and reporting may not be fully operational within this range.
17. Value reflects all outputs ON and equally conducting 1.0 A each. VPWR = 5.5 V, CS = 5.0 V.
18. An overvoltage condition will cause any enabled outputs to latch OFF (disabled).
19. This parameter is guaranteed by design; however, it is not production tested.
20. For VDD less than the Power-ON Reset voltage, all outputs are disabled and the serial fault register is reset to all 0s.
21. Drain current per output with VPWR = 24 V and VLOAD = 9.0 V.
22. Drain current per output with VPWR = 13 V, VLOAD = 9.0 V.
23. Inputs SI, IN0 & IN1, IN2 & IN3, IN4 & IN5, and IN0 to IN7 incorporate active internal pull-down current sinks for noise immunity
enhancement.
24. The MODE and CS inputs incorporate active internal pull-up current sources for noise immunity enhancement.
25. This parameter applies to inputs SI, CS, SCLK, MODE, IN0 & IN1, IN2 & IN3, IN4 & IN5, and IN0 to IN7. It is guaranteed by design;
however, it is not production tested.
26. This parameter applies to the OFF state (tri-stated) condition of SO and is guaranteed by design; however, it is not production tested.
33882
10
Analog Integrated Circuit Device Data
Freescale Semiconductor