English
Language : 

XRT81L27 Datasheet, PDF (8/30 Pages) Exar Corporation – SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY
XRT81L27
SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY
REV. 1.1.0
áç
PIN DESCRIPTIONS
NOTE: I -H indicates an input pin with a 50kΩ pull-up Resistor, I-L indicates an input pin with a 50kΩ pull-down resistor.
PIN #
52
53
54
55
56
57
58
59
60
61
62
63
64
65
NAME
TNEG_5/
CODE_5
TPOS_5/
TDATA_5
TClk_5
GND
VDD
LOS_5
RPOS_5/
RDATA_5
RNEG_5/
LCV_5
RClk_5
LOS_6
RPOS_6/
RDATA_6
RNEG_6/
LCV_6
RClk_6
RClkP
66
TClkP
67
RRING_6
68
RTIP_6
69
SR/DR
70
MClk
71
TGND_5
72
TRING_5
TYPE
I-L
I
I
Gnd
Vdd
O
O
O
O
O
O
O
O
I-L
I-L
I
I
I-L
I
Gnd
O
DESCRIPTION
Transmitter 5 Negative Data Input: (see pin 39)I
Transmitter 5 Positive/ NRZ Data Input: (see pin 38)
Transmitter 5 Clock Input: E1 rate at 2.048MHz ± 50ppm.
Digital Supply Ground
Digital Positive Supply(3.3V± 5%)
Receiver 5 Loss of Signal: (see pin 2)
Receiver 5 Positive/NRZ Data Output: (see pin 35)
Receiver 5 Negative Data Output: (see pin 34)
Receiver 5 Clock Output.
Receiver 6 Loss of Signal: (see pin 2)
Receiver 6 Positive /NRZ Data Output: (see pin 35)
Receiver 6 Negative Data Output: (see pin 34)
Receiver 6 Clock Output.
Receiver Clock Output Polarity: (Hardware Mode)
"Low", All channel RPOS /RDATA and RNEG/LCV output data are
updated on the falling edge of RClk.
"High" to select data update on rising edge of RClk.
Transmit Clock Polarity: (Hardware Mode)
"Low", transmit input data is sampled using the falling edge of TClk.
"High" to select rising edge of TClk for data sampling.
Receiver 6 Bipolar Negative Input:
Receiver 6 Bipolar Positive Input:
Single-rail/Dual-rail Select:
In Hardware Mode and with this pin tied to "High", input transmit data
and receive output data is selected for Single-Rail mode operation.
"Low" to select Dual-Rail mode.
Master Clock Input:
This signal is an independent 2.048MHz clock with accuracy better than
±50ppm and duty cycle within 40% to 60%. The function of MCLK is to
provide timing source for the PLL clock recovery circuit, reference clock
to insert All Ones data in the transmit as well as the receive paths.
Transmitter 5 Supply Ground
Transmitter 5 Ring Output: Negative bipolar data output to the line
6