XRT81L27 Datasheet, PDF (3/30 Pages) Exar Corporation – SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY

áç
XRT81L27
SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY
REV. 1.1.0
TABLE OF CONTENTS
GENERAL DESCRIPTION .................................................................................................. 1
FEATURES ................................................................................................................................................... 1
APPLICATIONS .............................................................................................................................................. 1
Figure 1. Block Diagram ................................................................................................................... 1
Figure 2. Pin Out of the XRT81L27 ................................................................................................... 2
ORDERING INFORMATION ............................................................................................................... 2
TABLE OF CONTENTS ....................................................................................................... I
PIN DESCRIPTIONS ........................................................................................................... 3
TABLE 1: PIN NUMBER BY PIN NAME ..................................................................................................... 9
ELECTRICAL CHARACTERISTICS ................................................................................. 10
TABLE 2: ABSOLUTE MAXIMUM RATINGS ............................................................................................. 10
TABLE 3: DC ELECTRICAL CHARACTERISTICS ..................................................................................... 10
TABLE 4: TRANSMITTER ELECTRICAL CHARACTERISTICS ...................................................................... 10
TABLE 5: PER CHANNEL POWER CONSUMPTION INCLUDING LINE POWER DISSIPATION, TRANSMISSION AND
RECEIVE PATHS ALL ACTIVE .................................................................................................... 11
TABLE 6: RECEIVER ELECTRICAL CHARACTERISTICS ........................................................................... 11
Figure 3. Receive Output Timing ................................................................................................... 12
Figure 4. Transmit Input Timing ..................................................................................................... 12
TABLE 7: AC ELECTRICAL CHARACTERISTICS ..................................................................................... 12
THE HARDWARE MODE ............................................................................................................................... 13
THE HOST MODE ....................................................................................................................................... 13
1.0 The Microprocessor Serial Interface (MSI) ........................................................................................... 13
1.1 MICROPROCESSOR SERIAL INTERFACE DESCRIPTION. ............................................................................ 13
USING THE MICROPROCESSOR SERIAL INTERFACE (MSI) ............................................................................ 13
1.1.1 Selection Phase ........................................................................................................................ 13
1.1.2 Data phase of the (MSI) operation ........................................................................................... 14
Figure 5. Timing Diagram for the Microprocessor Serial Interface ............................................ 14
TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMING (SEE FIGURE 5) ............................................. 15
Figure 6. Microprocessor Serial Interface Data Structure ........................................................... 15
1.2 DESCRIPTION OF THE COMMAND REGISTERS ........................................................................................ 16
TABLE 9: MICROPROCESSOR REGISTER ADDRESS AND CONTROL ........................................................ 16
TABLE 10: COMMAND CONTROL REGISTER - ADDRESS 0000 - HEX 0X00 ........................................... 16
(COMMON TO ALL SEVEN CHANNELS) ............................................................................................ 16
TABLE 11: LOCAL LOOP-BACK REGISTERS - ADDRESS: 0001, HEX 0X01 ........................................... 17
TABLE 12: REMOTE LOOP-BACK REGISTERS - ADDRESS: 0010, HEX 0X02 ......................................... 17
TABLE 13: ANALOG LOOP-BACK REGISTERS - ADDRESS: 0011, HEX 0X03 ......................................... 17
TABLE 14: TAOS REGISTERS - ADDRESS: 0100, HEX 0X04 ............................................................... 17
TABLE 15: RAOS REGISTERS - ADDRESS: 0101, HEX 0X05 ............................................................... 17
TABLE 16: PDTX REGISTERS - ADDRESS: 0110, HEX 0X06 ................................................................ 18
1.3 OPERATION OF THE COMMAND CONTROL REGISTER BITS (ADDRESS: 0000, HEX 0X00) ........................ 18
TCLKP (BIT 0) ............................................................................................................................................ 18
RCLKP (BIT 1) ........................................................................................................................................... 18
CODE (BIT 2) ............................................................................................................................................ 18
SR/DR (BIT 3) ........................................................................................................................................... 18
MUTE (BIT 4) ............................................................................................................................................ 18
EXLOS (BIT 5) .......................................................................................................................................... 18
ARAOS (BIT 6) .......................................................................................................................................... 18
1.4 CHANNEL CONTROL REGISTERS ........................................................................................................... 18
LLB[6:0] (ADDRESS 0001) ......................................................................................................................... 18
RLB[6:0] (ADDRESS 0010) ......................................................................................................................... 18
ALBX (ADDRESS 0011) .............................................................................................................................. 18
TAOS[6:0] (ADDRESS 0100) ...................................................................................................................... 18
I