XR16M570 Datasheet, PDF (52/52 Pages) Exar Corporation – 1.62V TO 3.63V HIGH PERFORMANCE UART WITH 16-BYTE FIFO

XR16M570
1.62V TO 3.63V HIGH PERFORMANCE UART WITH 16-BYTE FIFO
REV. 1.0.0
4.4 INTERRUPT STATUS REGISTER (ISR) - READ-ONLY .................................................................................. 27
4.4.1 INTERRUPT GENERATION: ........................................................................................................................................ 27
4.4.2 INTERRUPT CLEARING: ............................................................................................................................................. 28
TABLE 8: INTERRUPT SOURCE AND PRIORITY LEVEL ....................................................................................................................... 28
4.5 FIFO CONTROL REGISTER (FCR) - WRITE-ONLY......................................................................................... 29
TABLE 9: TRANSMIT AND RECEIVE FIFO TRIGGER TABLE AND LEVEL SELECTION ............................................................................ 30
4.6 LINE CONTROL REGISTER (LCR) - READ/WRITE......................................................................................... 30
TABLE 10: PARITY SELECTION ........................................................................................................................................................ 31
4.7 MODEM CONTROL REGISTER (MCR) OR GENERAL PURPOSE OUTPUTS CONTROL - READ/WRITE.. 31
TABLE 11: INT OUTPUT MODES ..................................................................................................................................................... 32
4.8 LINE STATUS REGISTER (LSR) - READ ONLY.............................................................................................. 33
4.9 MODEM STATUS REGISTER (MSR) - READ ONLY ....................................................................................... 34
4.10 MODEM STATUS REGISTER (MSR) - WRITE ONLY .................................................................................... 35
4.11 SCRATCH PAD REGISTER (SPR) - READ/WRITE ....................................................................................... 35
4.12 ENHANCED MODE SELECT REGISTER (EMSR) - WRITE-ONLY ............................................................... 35
TABLE 12: SCRATCHPAD SWAP SELECTION .................................................................................................................................... 35
4.13 BAUD RATE GENERATOR REGISTERS (DLL, DLM AND DLD) - READ/WRITE ....................................... 36
TABLE 13: SAMPLING RATE SELECT ............................................................................................................................................... 36
TABLE 14: BRG SELECT ................................................................................................................................................................ 37
4.14 RX/TX FIFO LEVEL COUNT REGISTER (FC) - READ-ONLY ....................................................................... 37
4.15 FEATURE CONTROL REGISTER (FCTR) - READ/WRITE............................................................................ 37
4.16 ENHANCED FEATURE REGISTER (EFR) - READ/WRITE ........................................................................... 38
TABLE 15: SOFTWARE FLOW CONTROL FUNCTIONS ........................................................................................................................ 38
4.17 SOFTWARE FLOW CONTROL REGISTERS (XOFF1, XOFF2, XON1, XON2) - READ/WRITE................... 39
TABLE 16: UART RESET CONDITIONS ...................................................................................................................................... 40
ABSOLUTE MAXIMUM RATINGS.................................................................................. 41
TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%) 41
ELECTRICAL CHARACTERISTICS ............................................................................... 41
DC ELECTRICAL CHARACTERISTICS ............................................................................................................. 41
AC ELECTRICAL CHARACTERISTICS ............................................................................................................. 42
TA = -40O TO +85OC, VCC IS 1.62 TO 3.6V, 70 PF LOAD WHERE APPLICABLE ............................................. 42
FIGURE 15. CLOCK TIMING............................................................................................................................................................. 43
FIGURE 16. MODEM INPUT/OUTPUT TIMING .................................................................................................................................... 43
FIGURE 18. 16 MODE (INTEL) DATA BUS WRITE TIMING.................................................................................................................. 44
FIGURE 17. 16 MODE (INTEL) DATA BUS READ TIMING ................................................................................................................... 44
FIGURE 19. RECEIVE READY & INTERRUPT TIMING [NON-FIFO MODE] ............................................................................................ 45
FIGURE 20. TRANSMIT READY & INTERRUPT TIMING [NON-FIFO MODE] .......................................................................................... 45
FIGURE 21. RECEIVE READY & INTERRUPT TIMING [FIFO MODE] .................................................................................................... 46
FIGURE 22. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE] .................................................................................................. 46
PACKAGE DIMENSIONS (24 PIN QFN - 4 X 4 X 0.9 mm) .............................................. 47
PACKAGE DIMENSIONS (32 PIN QFN - 5 X 5 X 0.9 mm) .............................................. 48
PACKAGE DIMENSIONS (25 PIN BGA - 3 X 3 X 0.8 mm).............................................. 49
REVISION HISTORY...................................................................................................................................... 50
II